- 您现在的位置：买卖IC网 > PDF目录11560 > DS3148N (Maxim Integrated Products)IC 8CH DS3/3 FRAMER 349-BGA PDF资料下载
参数资料
| 型号： | DS3148N |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 54/89页 |
| 文件大小： | 0K |
| 描述： | IC 8CH DS3/3 FRAMER 349-BGA |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 1 |
| 控制器类型： | DS3/E3 调帧器 |
| 接口： | LIU |
| 电源电压： | 3.135 V ~ 3.465 V |
| 电流 - 电源： | 640mA |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 349-BGA 裸露焊盘 |
| 供应商设备封装： | 349-HCBGA（27x27） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页当前第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页
DS3146/DS3146/DS31412 6-/8-/12-Channel DS3/E3 Framers
58 of 89
Register Name:
HSRL
Register Description:
HDLC Status Register Latched
Register Address:
55h
Bit #
7
6
5
4
3
2
1
0
Name
ROVRL
RPEL
RPSL
RABTL
RHWML
TLWML
TUDRL
TENDL
Default
—
Note: See Figure 7-7 for details on the interrupt signal flow for the status bits in the HSRL register.
Bit 0: Transmit Packet-End Latched (TENDL). This latched status bit is set to 1 each time the transmit HDLC
controller reads a transmit FIFO byte with the corresponding TMEND bit set or when a FIFO underrun occurs.
TENDL is cleared when the host processor writes a 1 to it. When TENDL is set, it can cause a hardware interrupt
to occur if the TENDIE bit in the HSRIE register and the HDLCIE bit in the MSRIE register are both set to 1. The
interrupt is cleared when this bit is cleared or one or both of the interrupt-enable bits are cleared.
Bit 1: Transmit FIFO Underrun Latched (TUDRL). This latched status bit is set to 1 each time the transmit FIFO
underruns. TUDRL is cleared when the host processor writes a 1 to it and is not set again until another underrun
occurs (i.e., the FIFO has been written to and then allowed to empty again without the TMEND bit set). When
TUDRL is set, it can cause a hardware interrupt to occur if the TUDRIE bit in the HSRIE register and the HDLCIE
bit in the MSRIE register are both set to 1. The interrupt is cleared when this bit is cleared or one or both of the
interrupt-enable bits are cleared.
Bit 2: Transmit FIFO Low Watermark Latched (TLWML). This latched status bit is set to 1 when the TLWM
status bit in the HSR register goes high. TLWML is cleared when the host processor writes a 1 to it and is not set
again until TLWM goes high again. When TLWML is set, it can cause a hardware interrupt to occur if the TLWMIE
bit in the HSRIE register and the HDLCIE bit in the MSRIE register are both set to one. The interrupt is cleared
when this bit is cleared or one or both of the interrupt-enable bits are cleared.
Bit 3: Receive FIFO High Watermark Latched (RHWML). This latched status bit is set to 1 when the RHWM
status bit in the HSR register goes high. RHWML is cleared when the host processor writes a one to it and is not
set again until RHWM goes high again. When RHWML is set, it can cause a hardware interrupt to occur if the
RHWMIE bit in the HSRIE register and the HDLCIE bit in the MSRIE register are both set to 1. The interrupt is
cleared when this bit is cleared or one or both of the interrupt-enable bits are cleared.
Bit 4: Receive Abort Sequence Detected Latched (RABTL). This latched status bit is set to 1 each time the
receive HDLC controller detects an abort sequence (seven or more 1s in a row) during packet reception. If the
receive HDLC is not currently receiving a packet, then receiving an abort sequence does not set this status bit.
RABTL is cleared when the host processor writes a 1 to it and is not set again until another abort is detected (at
least one valid flag must be detected before another abort can be detected). When RABTL is set, it can cause a
hardware interrupt to occur if the RABTIE bit in the HSRIE register and the HDLCIE bit in the MSRIE register are
both set to 1. The interrupt is cleared when this bit is cleared or one or both of the interrupt-enable bits are cleared.
Bit 5: Receive Packet-Start Latched (RPSL). This latched status bit is set to 1 each time the receive HDLC
controller detects the start of an HDLC packet. RPSL is cleared when the host processor writes a 1 to it and is not
set again until another start of packet is detected. When RPSL is set, it can cause a hardware interrupt to occur if
the RPSIE bit in the HSRIE register and the HDLCIE bit in the MSRIE register are both set to 1. The interrupt is
cleared when this bit is cleared or one or both of the interrupt-enable bits are cleared.
Bit 6: Receive Packet-End Latched (RPEL). This latched status bit is set to 1 each time the HDLC controller
detects a closing flag during reception of a packet, regardless of whether the packet is valid (CRC correct) or not
(bad CRC, abort sequence detected, packet too small, not an integral number of octets, or an overrun occurred).
RPEL is cleared when the host processor writes a 1 to it and is not set again until another message end is
detected. When RPEL is set, it can cause a hardware interrupt to occur if the RPEIE bit in the HSRIE register and
the HDLCIE bit in the MSRIE register are both set to 1. The interrupt is cleared when this bit is cleared or one or
both of the interrupt-enable bits are cleared.
相关PDF资料 |
PDF描述 |
|---|---|
| VI-24K-IX-S | CONVERTER MOD DC/DC 40V 75W |
| PIC16C54C-20E/SO | IC MCU OTP 512X12 18SOIC |
| PIC16C54C-04E/SS | IC MCU OTP 512X12 20SSOP |
| PIC12C509T-04/SM | IC MCU OTP 1KX12 8-SOIJ |
| PIC12C508T-04I/SM | IC MCU OTP 512X12 8-SOIJ |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DS315 | 制造商:Hubbell Wiring Device-Kellems 功能描述:SWITCH, DECO SER, 3W, 15A 120/277V, BR |
| DS3150 | 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:3.3V, DS3/E3/STS-1 Line Interface Unit |
| DS3150DK | 功能描述:网络开发工具 DS3150 Dev Kit RoHS:否 制造商:Rabbit Semiconductor 产品:Development Kits 类型:Ethernet to Wi-Fi Bridges 工具用于评估:RCM6600W 数据速率:20 Mbps, 40 Mbps 接口类型:802.11 b/g, Ethernet 工作电源电压:3.3 V |
| DS3150G | 功能描述:IC LIU T3/E3/STS-1 49-BGA RoHS:否 类别:集成电路 (IC) >> 接口 - 驱动器，接收器，收发器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:25 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:4.5 V ~ 5.5 V 安装类型:通孔 封装/外壳:16-DIP（0.300"，7.62mm） 供应商设备封装:16-PDIP 包装:管件 |
| DS3150GN | 功能描述:IC LIU T3/E3/STS-1 IND 49-BGA RoHS:否 类别:集成电路 (IC) >> 接口 - 驱动器，接收器，收发器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:25 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:4.5 V ~ 5.5 V 安装类型:通孔 封装/外壳:16-DIP（0.300"，7.62mm） 供应商设备封装:16-PDIP 包装:管件 |
发布紧急采购，3分钟左右您将得到回复。