参数资料
| 型号： | DS32512N# |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 66/130页 |
| 文件大小： | 0K |
| 描述： | IC LIU DS3/E3/STS-1 484-BGA |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 60 |
| 类型： | 线路接口装置（LIU） |
| 规程： | DS3 |
| 电源电压： | 3.135 V ~ 3.465 V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 484-BGA |
| 供应商设备封装： | 484-BGA（23x23） |
| 包装： | 管件 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页当前第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页
DS32506/DS32508/DS32512
40 of 130
8.5.3.1
Transmit Error Insertion
Errors can be inserted into the generated pattern one at a time or at a rate of one out of every 10
n bits. The value of
n is programmable (1 to 7 or off) in the BERT.TEICR:TEIR[2:0] configuration field. Single bit error insertion is
enabled by setting BERT.TEICR:BEI and can be initiated from the microprocessor interface or by the manual error
insertion pin (GPIOB2). See Section 8.7.5 for more information about manual error insertion.
8.6 Loopbacks
Each LIU has three internal loopbacks. See Figure 2-1. When only the hardware interface is enabled (IFSEL = 000
and HW = 1), loopbacks are controlled by the LBn[1:0] and LBS pins. When a microprocessor interface is enabled
≠ 000), loopbacks are controlled by the LB[1:0] and LBS fields in the PORT.CR3 register.
Analog loopback (ALB) connects the outgoing transmit signal back to the receiver’s analog front end. During ALB
Line loopback (LLB) connects the output of the receiver to the input of the transmitter. The LLB path does not
include the B3ZS/HDB3 decoder and encoder so that the signal looped back is exactly the same as the signal
received, including bipolar violations and code violations. During LLB, recovered clock and data are output on
Diagnostic loopback (DLB) connects the TCLK, TPOS/TDAT and TNEG pins to the RCLK, RPOS/RDAT, and
RNEG/RLCV pins. During DLB (with LLB disabled), the signal on TXP/TXN can be the normal transmit signal or an
AIS signal from the AIS generator. DLB and LLB can be enabled simultaneously to provide simultaneous remote
and local loopbacks.
8.7 Global Resources
8.7.1 Clock Rate Adapter (CLAD)
The CLAD is used to create multiple transmission-quality reference clocks from a single transmission-quality
(
±20ppm, low jitter) clock input on the REFCLK pin. The LIUs in the device need up to three different reference
clocks (DS3, E3, and STS-1) for use by the CDRs and jitter attenuators. Given one of these clock rates or any of
several other clock frequencies on the REFCLK pin, the CLAD can generate all three LIU reference clocks. The
internally generated reference clock signals can optionally be driven out on pins CLKA, CLKB, and CLKC for
external use. In addition a fourth frequency, either 77.76MHz or 19.44MHz, can be generated and driven out on the
CLKD pin for use in Telecom Bus applications.
When only the hardware interface is enabled (IFSEL = 000 and HW = 1), the CLAD is controlled by the CLADBYP
pin, and the REFCLK frequency is fixed at 19.44MHz. When the CLADBYP pin is high all PLLs in the CLAD are
bypassed and powered down, and the REFCLK pin is ignored. In this mode the CLKA, CLKB, and CLKC pins
become inputs, and the DS3, E3, and STS-1 reference clocks, respectively, are sourced from these pins.
Transmission-quality clocks (
±20ppm, low jitter) must be provided to these pins for each line rate required by the
LIUs. When CLADBYP is low, all four PLLs in the CLAD are enabled, and the generated DS3, E3, STS-1, and
When a microprocessor interface is enabled (IFSEL
≠ 000), the CLAD clock mode and the REFCLK frequency are
set by the GLOBAL.CR2:CLAD[6:4] bits, as shown in Table 8-11. When CLAD[6:4] = 000, all PLLs in the CLAD are
bypassed and powered down, and the REFCLK pin is ignored. In this mode the CLKA, CLKB, and CLKC pins
become inputs, and the DS3, E3, and STS-1 reference clocks, respectively, are sourced from these pins.
Transmission-quality clocks (
±20ppm, low jitter) must be provided to these pins for each line rate required by the
LIUs. CLAD[6:4] = 000 is equivalent to pulling the CLADBYP pin high. When CLAD[6:4]
≠ 000, the PLL circuits are
enabled as needed to generate the required clocks, as determined by the CLAD[6:0] bits and the LIU mode bits
(PORT.CR2:LM[1:0]). If a clock rate is not required as a reference clock, then the PLL used to generate that clock
is automatically disabled and powered down. The CLAD[3:0] bits are output enable controls for CLKA, CLKB,
CLKC and CLKD, respectively. Configuration bit GLOBAL.CR2:CLKD19 specifies the frequency to be output on the
CLKD pin (77.76MHz or 19.44MHz). Status register GLOBAL.SRL provides activity status for the REFCLK, CLKA,
Each LIU block indicates the absence of the reference clock it requires by setting its LIU.SR:LOMC bit.
相关PDF资料 |
PDF描述 |
|---|---|
| MAX1228AEEP+T | IC ADC 12BIT 300KSPS 20-QSOP |
| VI-26W-IU-F4 | CONVERTER MOD DC/DC 5.5V 200W |
| DS32512+ | IC LIU DS3/E3/STS-1 484-BGA |
| VI-26W-IU-F2 | CONVERTER MOD DC/DC 5.5V 200W |
| M83723/71W1020Y | CONN RCPT 2POS WALL MT W/SCKT |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DS32512N# | 功能描述:网络控制器与处理器 IC 12-Port DS3/E3/STS-1 Line Interface Unit RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| DS32512N+ | 功能描述:网络控制器与处理器 IC 12-Port DS3/E3/STS-1 Line Interface Unit RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| DS32512NA2 | 制造商:Maxim Integrated Products 功能描述:DS32512 X12 DS3/E3 LIU REVA2 IND - Rail/Tube |
| DS32512NW | 功能描述:网络控制器与处理器 IC RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| DS32512W | 功能描述:网络控制器与处理器 IC RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
发布紧急采购，3分钟左右您将得到回复。