参数资料
| 型号： | DS32512N# |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 75/130页 |
| 文件大小： | 0K |
| 描述： | IC LIU DS3/E3/STS-1 484-BGA |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 60 |
| 类型： | 线路接口装置（LIU） |
| 规程： | DS3 |
| 电源电压： | 3.135 V ~ 3.465 V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 484-BGA |
| 供应商设备封装： | 484-BGA（23x23） |
| 包装： | 管件 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页当前第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页
DS32506/DS32508/DS32512
49 of 130
9. REGISTER MAPS AND DESCRIPTIONS
9.1 Overview
When a microprocessor interface is enabled (IFSEL[2:0]
≠ 000), the registers described in this section are
accessible. The overall memory map is shown in Table 9-1. The DS32512 register map covers the address range
of 000 to 7FFh. On the DS32508, writes in the address space for LIUs 9 through 12 are ignored, and reads from
these addresses return 00h. On the DS32506, address line A[10] is not present, and writes into the address space
for LIU 7 are ignored, and reads from these addresses return 00h. The address LSB A[0] is used to address the
upper and lower bytes of a register in 8-bit mode, and to swap the upper and lower bytes in 16-bit mode.
In each register, bit 15 is the MSB and bit 0 is the LSB. Register addresses not listed and bits marked “—“ are
reserved and must be written with 0 and ignored when read. Writing other values to these registers may put the
device in a factory test mode resulting in undefined operation. Bits labeled “0” or “1” must be written with that value
for proper operation. Register fields with underlined names are read-only fields; writes to these fields have no
effect. All other fields are read-write. Register fields are described in detail in the register descriptions in Sections
9.1.1 Status Bits
The device has two types of status bits. Real-time status bits are read-only and indicate the state of a signal at the
time it is read. Latched status bit are set when the associated event occurs and remain set until cleared. Once
cleared, a latched status bit is not set again until the associated event recurs (goes away and comes back). A
latched-on-change bit is a latched status bit that is set when the event occurs and when it goes away. A latched
status bit can be cleared using either a clear-on-read or clear-on-write method (see Section 8.8.5). For clear-on-
read, all latched status bits in a latched status register are cleared when the register is read. In 16-bit mode, all 16
latched status bits are cleared. In 8-bit mode, only the eight bits read are cleared. For clear-on-write, a latched bit in
a latched status register is cleared when a logic 1 is written to that bit. For example, writing FFFFh to a 16-bit
latched status register clears all latched status bits in the register, whereas writing 0001h only clears bit 0 of the
register. When set, some latched status bits can cause an interrupt request if enabled to do so by corresponding
interrupt enable bits.
9.1.2 Configuration Fields
Configuration fields are read-write. During reset, each configuration field reverts to the default value shown in the
register definition. Configuration register bits marked “—“ are reserved and must be written with 0. Configuration
registers and bits can be written to and read from during a data path reset, however, all changes to these bits are
ignored during the data path reset. As a result, all bits requiring a zero-to-one transition to initiate an action must
have the transition occur after the data path reset has been removed. See Section 8.11 for more information about
resets and data path resets.
9.1.3 Counters
All counters stop counting at their maximum count. A counter register is updated by asserting (low to high
transition) the performance monitoring update signal (PMU). During a counter register update, the performance
monitoring status signal (PMS) is deasserted. A counter register update consists of loading the counter register
with the current count, resetting the counter, resetting the zero count status indication, and then asserting PMS. No
events are missed during an update. See Section 8.7.4 for more information about performance monitor register
updates.
相关PDF资料 |
PDF描述 |
|---|---|
| MAX1228AEEP+T | IC ADC 12BIT 300KSPS 20-QSOP |
| VI-26W-IU-F4 | CONVERTER MOD DC/DC 5.5V 200W |
| DS32512+ | IC LIU DS3/E3/STS-1 484-BGA |
| VI-26W-IU-F2 | CONVERTER MOD DC/DC 5.5V 200W |
| M83723/71W1020Y | CONN RCPT 2POS WALL MT W/SCKT |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DS32512N# | 功能描述:网络控制器与处理器 IC 12-Port DS3/E3/STS-1 Line Interface Unit RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| DS32512N+ | 功能描述:网络控制器与处理器 IC 12-Port DS3/E3/STS-1 Line Interface Unit RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| DS32512NA2 | 制造商:Maxim Integrated Products 功能描述:DS32512 X12 DS3/E3 LIU REVA2 IND - Rail/Tube |
| DS32512NW | 功能描述:网络控制器与处理器 IC RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| DS32512W | 功能描述:网络控制器与处理器 IC RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
发布紧急采购，3分钟左右您将得到回复。