收藏本站
参数资料
型号： DSPB56364AF100
厂商： Freescale Semiconductor
文件页数： 67/148页
文件大小： 0K
描述： IC DSP 24BIT AUD 100MHZ 100-LQFP
标准包装： 90
系列： DSP56K/Symphony
类型： 音频处理器
接口： 主机接口，I²C，SAI，SPI
时钟速率： 100MHz
非易失内存： ROM（24 kB）
芯片上RAM： 11.25kB
电压 - 输入/输出： 3.30V
电压 - 核心： 3.30V
工作温度： -40°C ~ 105°C
安装类型： 表面贴装
封装/外壳： 100-LQFP
供应商设备封装： 100-LQFP（14x14）
包装： 托盘
Reset, Stop, Mode Select, and Interrupt Timing
DSP56364 Technical Data, Rev. 4.1
Freescale Semiconductor
3-9
29
Delay from
IRQA, IRQB, IRQD, NMI assertion to external
memory (DMA source) access address out valid
4.25
× T
C + 2.0
44.0
—
ns
1 V
CC = 3.3 V ± 0.16 V; TJ = 0°C to + 105°C, CL = 50 pF
2 Use expression to compute maximum value.
3 Periodically sampled and not 100% tested
4 For an external clock generator, RESET duration is measured during the time in which RESET is asserted, V
CC is valid, and
the EXTAL input is active and valid.
For internal oscillator, RESET duration is measured during the time in which RESET is asserted and VCC is valid. The specified
timing reflects the crystal oscillator stabilization time after power-up. This number is affected both by the specifications of the
crystal and other components connected to the oscillator and reflects worst case conditions.
When the VCC is valid, but the other “required RESET duration” conditions (as specified above) have not been yet met, the
device circuitry will be in an uninitialized state that can result in significant power consumption and heat-up. Designs should
minimize this state to the shortest possible duration.
5 For an external clock generator, RESET duration is measured during the time in which RESET is asserted, V
CC is valid, and
the EXTAL input is active and valid.
For internal oscillator, RESET duration is measured during the time in which RESET is asserted and VCC is valid. The specified
timing reflects the crystal oscillator stabilization time after power-up. This number is affected both by the specifications of the
crystal and other components connected to the oscillator and reflects worst case conditions.
When the VCC is valid, but the other “required RESET duration” conditions (as specified above) have not been yet met, the
device circuitry will be in an uninitialized state that can result in significant power consumption and heat-up. Designs should
minimize this state to the shortest possible duration.
6 When using fast interrupts and IRQA, IRQB, and IRQD are defined as level-sensitive, timings 19 through 21 apply to prevent
multiple interrupt service. To avoid these timing restrictions, the deasserted Edge-triggered mode is recommended when using
fast interrupts. Long interrupts are recommended when using Level-sensitive mode.
7 WS = number of wait states (measured in clock cycles, number of T
C)
8 This timing depends on several settings:
For PLL disable, using internal oscillator (PLL Control Register (PCTL) Bit 16 = 0) and oscillator disabled during Stop (PCTL
Bit 17 = 0), a stabilization delay is required to assure the oscillator is stable before executing programs. In that case, resetting
the Stop delay (OMR Bit 6 = 0) will provide the proper delay. While it is possible to set OMR Bit 6 = 1, it is not recommended
and these specifications do not guarantee timings for that case.
For PLL disable, using internal oscillator (PCTL Bit 16 = 0) and oscillator enabled during Stop (PCTL Bit 17=1), no stabilization
delay is required and recovery time will be minimal (OMR Bit 6 setting is ignored).
For PLL disable, using external clock (PCTL Bit 16 = 1), no stabilization delay is required and recovery time will be defined by
the PCTL Bit 17 and OMR Bit 6 settings.
For PLL enable, if PCTL Bit 17 is 0, the PLL is shutdown during Stop. Recovering from Stop requires the PLL to get locked.
The PLL lock procedure duration, PLL Lock Cycles (PLC), may be in the range of 0 to 1000 cycles. This procedure occurs in
parallel with the stop delay counter, and stop recovery will end when the last of these two events occurs. The stop delay
counter completes count or PLL lock procedure completion.
PLC value for PLL disable is 0.
The maximum value for ETC is 4096 (maximum MF) divided by the desired internal frequency (i.e., for 100 MHz it is 4096/100
MHz = 40
μs). During the stabilization period, T
C, TH, and TL will not be constant, and their width may vary, so timing may vary
as well.
9. If PLL does not lose lock.
Table 3-7 Reset, Stop, Mode Select, and Interrupt Timing1 (continued)
No.
Characteristics
Expression2
Min
Max
Unit
相关PDF资料
PDF描述
DSPB56366AG120 IC DSP 24BIT AUD 120MHZ 144-LQFP
DSPB56367AG150 IC DSP 24BIT 150MHZ 144-LQFP
DSPB56371AF180 IC DSP 24BIT 180MHZ 80-LQFP
DSPB56374AEC IC DSP 24BIT 150MHZ 52-LQFP
DSPB56720CAG DSP 24BIT AUD 200MHZ 144-LQFP
相关代理商/技术参数
参数描述
DSPB56364FU100 制造商:Rochester Electronics LLC 功能描述:24 BIT AUDIO DSP - Bulk 制造商:Motorola Inc 功能描述: 制造商:MOTOROLA 功能描述:
DSPB56364FU100R2 制造商:Freescale Semiconductor 功能描述:DSP FIX PT 24BIT 100MHZ 100MIPS 100LQFP - Tape and Reel
DSPB56366AG120 功能描述:数字信号处理器和控制器 - DSP, DSC LEAD FREE DSPB56366 RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
DSPB56366PV120 制造商:Motorola Inc 功能描述: 制造商:Freescale Semiconductor 功能描述:IC 制造商:MOTOROLA 功能描述:
DSPB56367AG150 功能描述:数字信号处理器和控制器 - DSP, DSC 150Mhz/150MIPS RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*