参数资料
型号: DSPB56364AF100
厂商: Freescale Semiconductor
文件页数: 93/148页
文件大小: 0K
描述: IC DSP 24BIT AUD 100MHZ 100-LQFP
标准包装: 90
系列: DSP56K/Symphony
类型: 音频处理器
接口: 主机接口,I²C,SAI,SPI
时钟速率: 100MHz
非易失内存: ROM(24 kB)
芯片上RAM: 11.25kB
电压 - 输入/输出: 3.30V
电压 - 核心: 3.30V
工作温度: -40°C ~ 105°C
安装类型: 表面贴装
封装/外壳: 100-LQFP
供应商设备封装: 100-LQFP(14x14)
包装: 托盘
External Memory Expansion Port (Port A)
DSP56364 Technical Data, Rev. 4.1
Freescale Semiconductor
3-33
191
RD assertion to RAS deassertion
tROH
11.5
× T
C 4.0
111.0
ns
192
RD assertion to data valid
tGA
10
× T
C 7.0
93.0
ns
193
RD deassertion to data not valid3
tGZ
0.0
ns
194
WR assertion to data active
0.75
× T
C 0.3
7.2
ns
195
WR deassertion to data high impedance
0.25
× T
C
—2.5
ns
1 The number of wait states for out-of-page access is specified in the DCR.
2 The refresh period is specified in the DCR.
3 RD deassertion will always occur after CAS deassertion; therefore, the restricted timing is t
OFF and not tGZ.
4 The asynchronous delays specified in the expressions are valid for DSP56364.
5 Either t
RCH or tRRH must be satisfied for read cycles.
Table 3-16 DRAM Out-of-Page and Refresh Timings, Fifteen Wait States1, 2
No.
Characteristics3
Symbol
Expression
Min
Max
Unit
157
Random read or write cycle time
tRC
16
× T
C
160.0
ns
158
RAS assertion to data valid (read)
tRAC
8.25
× T
C 5.7
76.8
ns
159
CAS assertion to data valid (read)
tCAC
4.75
× T
C 5.7
41.8
ns
160
Column address valid to data valid (read)
tAA
5.5
× T
C 5.7
49.3
ns
161
CAS deassertion to data not valid (read hold time)
tOFF
0.0
ns
162
RAS deassertion to RAS assertion
tRP
6.25
× T
C 4.0
58.5
ns
163
RAS assertion pulse width
tRAS
9.75
× T
C 4.0
93.5
ns
164
CAS assertion to RAS deassertion
tRSH
6.25
× T
C 4.0
58.5
ns
165
RAS assertion to CAS deassertion
tCSH
8.25
× T
C 4.0
78.5
ns
166
CAS assertion pulse width
tCAS
4.75
× T
C 4.0
43.5
ns
167
RAS assertion to CAS assertion
tRCD
3.5
× T
C ± 2
33.0
37.0
ns
168
RAS assertion to column address valid
tRAD
2.75
× T
C ± 2
25.5
29.5
ns
169
CAS deassertion to RAS assertion
tCRP
7.75
× T
C 4.0
73.5
ns
170
CAS deassertion pulse width
tCP
6.25
× T
C 4.0
58.5
ns
171
Row address valid to RAS assertion
tASR
6.25
× T
C 4.0
58.5
ns
172
RAS assertion to row address not valid
tRAH
2.75
× T
C 4.0
23.5
ns
Table 3-15 DRAM Out-of-Page and Refresh Timings, Eleven Wait States1, 2 (continued)
No.
Characteristics3
Symbol
Expression4
Min
Max
Unit
相关PDF资料
PDF描述
DSPB56366AG120 IC DSP 24BIT AUD 120MHZ 144-LQFP
DSPB56367AG150 IC DSP 24BIT 150MHZ 144-LQFP
DSPB56371AF180 IC DSP 24BIT 180MHZ 80-LQFP
DSPB56374AEC IC DSP 24BIT 150MHZ 52-LQFP
DSPB56720CAG DSP 24BIT AUD 200MHZ 144-LQFP
相关代理商/技术参数
参数描述
DSPB56364FU100 制造商:Rochester Electronics LLC 功能描述:24 BIT AUDIO DSP - Bulk 制造商:Motorola Inc 功能描述: 制造商:MOTOROLA 功能描述:
DSPB56364FU100R2 制造商:Freescale Semiconductor 功能描述:DSP FIX PT 24BIT 100MHZ 100MIPS 100LQFP - Tape and Reel
DSPB56366AG120 功能描述:数字信号处理器和控制器 - DSP, DSC LEAD FREE DSPB56366 RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
DSPB56366PV120 制造商:Motorola Inc 功能描述: 制造商:Freescale Semiconductor 功能描述:IC 制造商:MOTOROLA 功能描述:
DSPB56367AG150 功能描述:数字信号处理器和控制器 - DSP, DSC 150Mhz/150MIPS RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT