- 您现在的位置：买卖IC网 > PDF目录15530 > EVAL-ADUC7039QSPZ (Analog Devices Inc)BOARD EVAL FOR ADUC7039 PDF资料下载
参数资料
| 型号： | EVAL-ADUC7039QSPZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 59/92页 |
| 文件大小： | 0K |
| 描述： | BOARD EVAL FOR ADUC7039 |
| 设计资源： | ADuC7039QSPZ Gerber Files EVAL-ADuC7039 Schematic & Brd Outline |
| 标准包装： | 1 |
| 系列： | QuickStart™ PLUS 套件 |
| 类型： | MCU |
| 适用于相关产品： | ADuC7039 |
| 所含物品： | 板 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页当前第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页
ADuC7039
Data Sheet
Rev. D | Page 62 of 92
Figure 24. Synchronizer for Signals Crossing Clock Domains
As can be seen from Figure 23, the MMR logic and core timer
logic reside in separate and asynchronous clock domains. Any
data coming from the MMR core-clock domain and being
passed to the internal timer domain must be synchronized to
the internal timer clock domain to ensure it is latched correctly
into the core timer clock domain. This is achieved by using two
flip-flops as shown in Figure 24 to not only synchronize but also
to double buffer the data and thereby ensuring data integrity in
the timer clock domain.
As a result of the synchronization block, while timer control
data is latched almost immediately (with the fast, core clock) in
the MMR clock domain, this data in turn will not reach the core
timer logic for at least two periods of the selected internal timer
domain clock.
PROGRAMMING THE TIMERS
Understanding the synchronization across timer domains also
requires the user code to carefully program the timers when
stopping or starting them. The recommended code controls the
timer block when stopping and starting the timers and when
using different clock domains. This can be in particular very
critical if timers are enabled to generate a IRQ or FIQ exception,
An example, using Timer1 follows.
Halting Timer1
When halting Timer1, it is recommended that IRQEN bit for
Timer1 be masked (using IRQCLR). This prevents unwanted
IRQs from generating an interrupt in the MCU before the T1CON
control bits have been latched in the Timer1 internal logic.
IRQCLR = WAKEUP_TIMER_BIT;
// Masking interrupts
T1CON = 0x00;
// halting the timer,
Starting Timer1
When starting Timer1, it is recommended to first load Timer1
with the required TxLD value. Next, start the timer by setting
the T1CON bits as required. This enables the timer but only
once the T1CON bits have been latched internally in the
Timer1 clock domain. Therefore, it is advised that a delay of
more than three clock periods (that is, 100 μs for a 32 kHz timer
clock source) is inserted to allow both the T1LD value and the
T1CON value to be latched through the synchronization logic
and reach the Timer1 domain. After the delay, it is recom-
mended that any (inadvertent) Timer1 interrupts are now
cleared using T1CLRI = 0x00. Finally, the Timer1 system
interrupt can be unmasked by setting the appropriate bit in
the IRQEN MMR. An example of this code follows.
Sequence Example
It is assumed Timer1 is halted as previously described.
T1LD = 0x1;
// Reload timer
T1CON = 0x001F;
// Enable timer, Low power oscillator, 32768 prescaler, periodic
Delay(100us);
// Include delay to ensure T1CON bits take effect
T1CLRI = 0 ;
//* Clear Timer IRQ
IRQEN = WAKEUP_TIMER_BIT;
// Unmask Timer1
TIMER 2 LOW POWER
CLOCK DOMAIN
SYNCHRONIZED SIGNAL
UNSYNCHRONIZED
SIGNAL
CORE CLOCK (FCORE) DOMAIN
SYNCHRONIZER FLIP-FLOPS
TARGET CLOCK
08
46
3-
0
34
相关PDF资料 |
PDF描述 |
|---|---|
| EYM15DRSH | CONN EDGECARD 30POS DIP .156 SLD |
| AIUR-06-102K | INDUCTOR POWER 1000UH 10% T/H |
| V300C3V3C50B2 | CONVERTER MOD DC/DC 3.3V 50W |
| EGM15DRSH | CONN EDGECARD 30POS DIP .156 SLD |
| EVAL-ADUC7023QSPZ1 | BOARD EVAL FOR ADUC7023 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| EVAL-ADUC7060QSPZ | 功能描述:KIT DEV QUICK START ADUC7060 RoHS:是 类别:编程器，开发系统 >> 通用嵌入式开发板和套件（MCU、DSP、FPGA、CPLD等） 系列:QuickStart™ PLUS 套件 产品培训模块:Blackfin® Processor Core Architecture Overview Blackfin® Device Drivers Blackfin® Optimizations for Performance and Power Consumption Blackfin® System Services 特色产品:Blackfin? BF50x Series Processors 标准包装:1 系列:Blackfin® 类型:DSP 适用于相关产品:ADSP-BF548 所含物品:板，软件，4x4 键盘，光学拨轮，QVGA 触摸屏 LCD 和 40G 硬盘 配用:ADZS-BFBLUET-EZEXT-ND - EZ-EXTENDER DAUGHTERBOARDADZS-BFLLCD-EZEXT-ND - BOARD EXT LANDSCAP LCD INTERFACE 相关产品:ADSP-BF542BBCZ-4A-ND - IC DSP 16BIT 400MHZ 400CSBGAADSP-BF544MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542KBCZ-6A-ND - IC DSP 16BIT 600MHZ 400CSBGAADSP-BF547MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF548BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF547BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF544BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF542BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGA |
| EVAL-ADUC7060QSPZU1 | 制造商:Analog Devices 功能描述: |
| EVALADUC7060QSPZU2 | 制造商:Analog Devices 功能描述:QUICK START DEVELOPMENT SYSTEM - Boxed Product (Development Kits) |
| EVAL-ADUC7061MKZ | 功能描述:开发板和工具包 - ARM Quick Start Development System RoHS:否 制造商:Arduino 产品:Development Boards 工具用于评估:ATSAM3X8EA-AU 核心:ARM Cortex M3 接口类型:DAC, ICSP, JTAG, UART, USB 工作电源电压:3.3 V |
| EVAL-ADUC7061MKZ | 制造商:Analog Devices 功能描述:ADUC7061MKZ EvaluationBoard |
发布紧急采购，3分钟左右您将得到回复。