参数资料
型号: EVAL-ADUC7060QSPZ
厂商: Analog Devices Inc
文件页数: 59/100页
文件大小: 0K
描述: KIT DEV QUICK START ADUC7060
产品变化通告: ADuC7060/1 Idd Specification Change 01/Feb/2010
设计资源: ADUC7060 Gerber Files
EVAL-ADuC7060 schematic
标准包装: 1
系列: QuickStart™ PLUS 套件
类型: MCU
适用于相关产品: ADuC7060
所含物品: 评估板、电源、缆线、软件、仿真器和说明文档
其它名称: Q5189809
ADuC7060
FIQSTAN
If IRQCONN.1 is asserted and FIQVEC is read, then one of
these bits asserts. The bit that asserts depends on the priority of
the FIQ. If the FIQ is of Priority 0 then Bit 0 asserts, Priority 1
then Bit 1 asserts, and so forth.
When a bit is set in this register, all interrupts of that priority
and lower are blocked.
To clear a bit in this register, all bits of a higher priority must be
cleared first. It is possible to clear only one bit as a time. For
example, if this register is set to 0x09 then writing 0xFF changes
the register to 0x08 and writing 0xFF a second time changes the
register to 0x00.
External Interrupts (IRQ0 to IRQ3)
The ADuC7060 provides up to four external interrupt sources.
These external interrupts can be individually configured as level
or rising/falling edge triggered.
To enable the external interrupt source, first of all, the appropriate
bit must be set in the FIQEN or IRQEN register. To select the
required edge or level to trigger on, the IRQCONE register
must be appropriately configured.
To properly clear an edge based external IRQ interrupt, set the
appropriate bit in theIRQCLRE register.
IRQCONE Register
FIQSTAN Register
Name:
IRQCONE
Name:
Address:
Default value:
Access:
FIQSTAN
0xFFFF013C
0x00000000
Read and write
Address:
Default value:
Access:
0xFFFF0034
0x00000000
Read and write
Table 73. FIQSTAN MMR Bit Designations
Bit
31:8
7:0
Name
Reserved
Description
These bits are reserved and should not be
written to.
Setting this bit to 1 enables nesting of FIQ
interrupts. Clearing this bit means no nesting
or prioritization of FIQs is allowed.
Table 74. IRQCONE MMR Bit Designations
Bit
31:8
7:6
5:4
3:2
1:0
Value
11
10
01
00
11
10
01
00
11
10
01
00
11
10
01
00
Name
Reserved
IRQ3SRC[1:0]
IRQ2SRC[1:0]
IRQ1SRC[1:0]
IRQ0SRC[1:0]
Description
These bits are reserved and should not be written to.
External IRQ3 triggers on falling edge.
External IRQ3 triggers on rising edge.
External IRQ3 triggers on low level.
External IRQ3 triggers on high level.
External IRQ2 triggers on falling edge.
External IRQ2 triggers on rising edge.
External IRQ2 triggers on low level.
External IRQ2 triggers on high level.
External IRQ1 triggers on falling edge.
External IRQ1 triggers on rising edge.
External IRQ1 triggers on low level.
External IRQ1 triggers on high level.
External IRQ0 triggers on falling edge.
External IRQ0 triggers on rising edge.
External IRQ0 triggers on low level.
External IRQ0 triggers on high level.
Rev. 0 | Page 59 of 100
相关PDF资料
PDF描述
EVAL-ADUC845QSPZ KIT DEV QUICK START ADUC845
EVAL-ADUM3070EBZ BOARD EVAL FOR ADUM3070
EVAL-SDP-CB1Z BOARD EVALUATION FOR SDP-CB1
EVB51JM128 BOARD EVAL FOR MCF51JM128 MCU
EVBQE128 BOARD EVAL FLEXIS QE128 FAMILY
相关代理商/技术参数
参数描述
EVAL-ADUC7060QSPZU1 制造商:Analog Devices 功能描述:
EVALADUC7060QSPZU2 制造商:Analog Devices 功能描述:QUICK START DEVELOPMENT SYSTEM - Boxed Product (Development Kits)
EVAL-ADUC7061MKZ 功能描述:开发板和工具包 - ARM Quick Start Development System RoHS:否 制造商:Arduino 产品:Development Boards 工具用于评估:ATSAM3X8EA-AU 核心:ARM Cortex M3 接口类型:DAC, ICSP, JTAG, UART, USB 工作电源电压:3.3 V
EVAL-ADUC7061MKZ 制造商:Analog Devices 功能描述:ADUC7061MKZ EvaluationBoard
EVAL-ADUC7061MKZU2 制造商:Analog Devices 功能描述:PN may be NE CE 制造商:Analog Devices 功能描述:EVALUATION CONTROL BOARD - Boxed Product (Development Kits)