- 您现在的位置：买卖IC网 > PDF目录18822 > HSP50210JC-52Z (Intersil)IC DEMODULATOR COSTAS 84-PLCC PDF资料下载
参数资料
| 型号： | HSP50210JC-52Z |
| 厂商： | Intersil |
| 文件页数： | 17/51页 |
| 文件大小： | 0K |
| 描述： | IC DEMODULATOR COSTAS 84-PLCC |
| 标准包装： | 15 |
| 功能： | 解调器 |
| 频率： | 52MHz |
| RF 型： | AM，FM |
| 封装/外壳： | 84-LCC（J 形引线） |
| 包装： | 管件 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页当前第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页
HSP50210
Sampling Error Detector
The Sampling Error Detector is a decision based error
detector which determines sampling errors on both the I and
Q processing paths. The detector assumes that it is fed with
samples of the baseband waveform taken in the middle of
the symbol period (mid-symbol sample) and between
symbols (end-symbol sample) as shown in Figure 12. The
sampling error is a measure of how far the mid-symbol
sample is from the symbol transition mid-point. The
transition mid-point is half way between two symbol
decisions. The detector makes symbol decisions by
comparing the end-symbol samples against a selectable
threshold set (see Modulation Order Select bits 9 through 10
in Table 29 on page 37). The error term is generated by
subtracting the mid-symbol sample from the transition mid-
point. The sign of the error term is negated for negatively
sloped symbol transitions. If no symbol transitions are
detected the error detector output is zeroed. Errors on both
the I and Q processing paths are summed and divided by
two if Double Rail error detection is selected (see Symbol
Tracking Configuration Control Register, Bit 8: Table 29 on
page 37).
Symbol Tracking Loop Filter
The Symbol Tracking Loop Filter is a second order lead/lag
filter. The sampling error is weighted by the lag gain and
accumulated to give the integral response (see Figure 11).
The Lag Accumulator output is summed with the sampling
error weighted by the Lead Gain. The result is a frequency
term which is output serially, via the SOF output, to the
NCO/VCO controlling the baseband sample rate (see “Serial
Output Interfaces” on page 23). In basic configurations, the
SOF output of the HSP50210 is connected to the SOF input of
the HSP50110.
Two sets of registers are provided to store the loop gain
parameters associated with acquisition and tracking. The
appropriate loop gain parameters are selected manually via
the Microprocessor Interface or automatically via the Carrier
Lock Detector. The loop filter ’s lead and lag gain terms are
represented as a mantissa and exponent. The mantissa is a
4-bit value which weights the loop filter input from 1.0 to
1.9375. The exponent defines a shift factor that provides
additional weighting from 2 -1 to 2 -32 . Together the loop gain
mantissa and exponent provide a gain range between 2 -32
and ~ 1.0 as given by Equation 10.
The sampling Error Detector provides an error accumulator
to compensate for the processing rate of the loop filter. The
Lead/Lag Gain = (1.0+M*2 -4 )*2 -(32 -E)
(EQ. 10)
error detector generates outputs at the symbol rate, but the
loop filter can only accept inputs every eight f CLK clocks.
Thus, if the symbol rate is faster than 1/8 CLK, the error
accumulator should be used to accumulate the error until the
loop filter is ready for a new input. If the error accumulator is
not used when the symbol rate exceeds 1/8 CLK, some error
outputs will be missed. For example, if f CLK = 40MHz, then
error accumulation is required for symbol rates greater than
5 MSPS (f CLK /8). Note: The loop filter lead gain term must
be scaled accordingly if the accumulator is used.
where M = a 4-bit binary number from 0 to 15, and E is a 5-bit
binary value ranging from 0 to 31. For example, if M = 0101
and E = 00110, the Gain = 1.3125*2 -26 . They are stored in the
Control Registers described in Tables 32 and 33 beginning on
page 38.
A limiter is provided on the lag accumulator output to keep the
baseband sample rate within a user defined range (see
Tables 30 and 31 on page 38). If the lag accumulator exceeds
either the upper or lower limit, the accumulator is loaded with
the limit. For additional loop filter control, the loop filter output
MID-SYMBOL
END-SYMBOL
can be frozen by asserting the FZ_ST pin which null the
SAMPLING
ERROR
SAMPLE
X
X
X
X
TRANSITION
X
SAMPLE
EXPECTED
SYMBOL
LEVELS
sampling error term into the loop filter. The lag accumulator
can be initialized to a particular value and can be read via the
microprocessor interface as described in “Reading from the
Microprocessor Interface” on page 27, and Table 34 on
page 39. The symbol tracking loop filter bit weighting is
MIDPOINT
identical to the carrier tracking loop bit weighting, shown in
Figures 9 and 10.
FIGURE 12. TRACKING ERROR ASSOCIATED WITH
BASEBAND SAMPLING ON EITHER I OR Q RAIL
(BPSK/QPSK)
17
Soft Decision Slicer
The Soft Decision Slicer encodes the I/Q end-symbol
samples into 3-bit soft decisions. The input to the slicer is
assumed to be a bipolar (2ary) baseband signal
representing encoded values of either ‘1’ or ‘0’. The most
significant bit of the 3-bit soft decision represents a hard
decision with respect to the mid-point between the expected
symbol values. The 2 LSBs represent a level of confidence
in the decision. They are determined by comparing the
magnitude of the slicer input to multiples (1x, 2x, and 3x) of a
programmable soft decision threshold (see Figure 13).
FN3652.5
July 2, 2008
相关PDF资料 |
PDF描述 |
|---|---|
| HMR2300-D20-485 | MAGNETOMETER RS485 W/CASE |
| PT080-60-0 | CORD PATCH PIN TIP PLUG 60" BLK |
| ISL5829/2INZ | IC DAC 12BIT CMOS DUAL 48LQFP |
| HMR2300-D00-485 | MAGNETOMETER RS485 |
| PT080-48-2 | CORD PATCH PIN TIP PLUG 48" RED |
相关代理商/技术参数 |
参数描述 |
|---|---|
| HSP50210JI-52 | 功能描述:上下转换器 COSTAS DEMODULATOR,84 PLCC,52MHZ,IND RoHS:否 制造商:Texas Instruments 产品:Down Converters 射频:52 MHz to 78 MHz 中频:300 MHz LO频率: 功率增益: P1dB: 工作电源电压:1.8 V, 3.3 V 工作电源电流:120 mA 最大功率耗散:1 W 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PQFP-128 |
| HSP50210JI-52Z | 功能描述:上下转换器 COSTAS DEMODULATOR 84 PLCC 52MHZ IND RoHS:否 制造商:Texas Instruments 产品:Down Converters 射频:52 MHz to 78 MHz 中频:300 MHz LO频率: 功率增益: P1dB: 工作电源电压:1.8 V, 3.3 V 工作电源电流:120 mA 最大功率耗散:1 W 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PQFP-128 |
| HSP50214 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Programmable Downconverter |
| HSP50214A | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Programmable Downconverter |
| HSP50214AVC | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
发布紧急采购，3分钟左右您将得到回复。