- 您现在的位置：买卖IC网 > PDF目录18822 > HSP50210JC-52Z (Intersil)IC DEMODULATOR COSTAS 84-PLCC PDF资料下载
参数资料
| 型号： | HSP50210JC-52Z |
| 厂商： | Intersil |
| 文件页数： | 28/51页 |
| 文件大小： | 0K |
| 描述： | IC DEMODULATOR COSTAS 84-PLCC |
| 标准包装： | 15 |
| 功能： | 解调器 |
| 频率： | 52MHz |
| RF 型： | AM，FM |
| 封装/外壳： | 84-LCC（J 形引线） |
| 包装： | 管件 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页当前第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页
HSP50210
#
TABLE 13. READ ENABLE ADDRESS MAP
REGISTERS
(4)
(4)
(1)
(2)
(2)
(2)
(1)
Total = 16
DEFINITION
32-bit Carrier Loop Letter Lag Acc. Output
32-bit Symbol Tracking Loop Letter Lag Acc. Output
8-bit AGC Loop Letter Output
16-bit Lock Detector φ e Acc. Output
16-bit Lock Detector GE Acc. Output
16-bit Lock Detector FL/FE Acc. Output
8-bit Internal Status
ADDRESS
0
1
2
3
HOLDING REGISTER ENABLE
Carrier Loop Filter Lag Accumulator. Enables output
of holding register containing 32 MSBs of the lag
accumulator.
Symbol Tracking Loop Filter Lag Accumulator.
Enables output of holding register containing 32
MSBs of the lag accumulator.
AGC GAIN. Enables output of holding register
containing 8 MSBs of the AGC accumulator.
Lock Detector 1. The 16 MSBs of the Lock Detector ’s
Phase Error Accumulator and the 16 MSBs of the
False Lock Accumulator are enabled for output. The
accumulator contents are selected for output as
A different read procedure is required depending on
whether the Lock Detector Accumulators, loop filter
accumulators, or the Status Register is to be read. The
read procedures are summarized in Figures 21 through 23.
The accumulators in the AGC Loop Filter, Carrier Loop
follows, A2-0 = 3 (decimal) selects MSByte of the
Phase Error Accumulator, A2-0 = 2 (decimal) selects
LSByte of the Phase Error Accumulator, A2-0 = 1
(decimal) selects MSByte of the False Lock
Accumulator, and A2-0 = 0 (decimal) selects LSByte
of the False Lock Accumulator.
Filter and Symbol Tracking Loop can be read via the
Microprocessor Interface. Since these accumulators are
free running, their contents must be loaded into output
holding registers before they can be read. Each
accumulator has its own output holding register. The three
4
Lock Detector 2. Enables the 16 MSBs of the Lock
Detector ’s Gain Error Accumulator for output. The
MSByte of the accumulator is selected for output by
setting A2-0 = 1, and the LSByte is selected by A2-0
= 0.
holding registers are updated by loading 29 (decimal) into
the Write Address Register of the Microprocessor Interface.
The output of a particular holding register is then enabled
for reading by loading its address into the Read Address
Register (see Tables 12 and 13). The holding register
addresses for the loop filter accumulators range from 0 to 4
as given in Table 13. The contents of the output holding
registers are multiplexed out a byte at a time on C7-0 by
changing A2-0 and asserting RD (see Read/Write Address
Map in Table 12).
28
The contents of the three accumulators in the Lock Detector
can also be read via the Microprocessor Interface. However,
the Lock Detector must be stopped before a read can be
performed. In State Machine Control Mode, the Lock
Detector is stopped by loading 24 (decimal) into the Write
Address Register. In Microprocessor Control Mode, the Lock
Detector stops after each Integration Period. To determine
when the Lock Detector has stopped and is ready for
reading, bits 7 and 6 of the Internal Status Register (SR7
and 6) must be monitored (see Table 14 on page 30). The
control sequence for reading a Lock Detector Accumulator is
shown in Figure 23. The control sequence for reading a Lock
Detector Accumulator using the LKINT signal is shown in
Figure 24.
An 8-bit Internal Status Register (SR7-0) can also be
monitored via the Microprocessor interface. The Status
Register indicates loop filter and Lock Detector status as
listed in Table 14 on page 30. The Status Register contents
are output on C7-0 by setting A2-0 to 100(binary) an
asserting RD as shown in Figure 25 on page 31. The
register contents are updated each CLK.
FN3652.5
July 2, 2008
相关PDF资料 |
PDF描述 |
|---|---|
| HMR2300-D20-485 | MAGNETOMETER RS485 W/CASE |
| PT080-60-0 | CORD PATCH PIN TIP PLUG 60" BLK |
| ISL5829/2INZ | IC DAC 12BIT CMOS DUAL 48LQFP |
| HMR2300-D00-485 | MAGNETOMETER RS485 |
| PT080-48-2 | CORD PATCH PIN TIP PLUG 48" RED |
相关代理商/技术参数 |
参数描述 |
|---|---|
| HSP50210JI-52 | 功能描述:上下转换器 COSTAS DEMODULATOR,84 PLCC,52MHZ,IND RoHS:否 制造商:Texas Instruments 产品:Down Converters 射频:52 MHz to 78 MHz 中频:300 MHz LO频率: 功率增益: P1dB: 工作电源电压:1.8 V, 3.3 V 工作电源电流:120 mA 最大功率耗散:1 W 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PQFP-128 |
| HSP50210JI-52Z | 功能描述:上下转换器 COSTAS DEMODULATOR 84 PLCC 52MHZ IND RoHS:否 制造商:Texas Instruments 产品:Down Converters 射频:52 MHz to 78 MHz 中频:300 MHz LO频率: 功率增益: P1dB: 工作电源电压:1.8 V, 3.3 V 工作电源电流:120 mA 最大功率耗散:1 W 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PQFP-128 |
| HSP50214 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Programmable Downconverter |
| HSP50214A | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Programmable Downconverter |
| HSP50214AVC | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
发布紧急采购，3分钟左右您将得到回复。