- 您现在的位置：买卖IC网 > PDF目录18822 > HSP50210JC-52Z (Intersil)IC DEMODULATOR COSTAS 84-PLCC PDF资料下载
参数资料
| 型号： | HSP50210JC-52Z |
| 厂商： | Intersil |
| 文件页数： | 27/51页 |
| 文件大小： | 0K |
| 描述： | IC DEMODULATOR COSTAS 84-PLCC |
| 标准包装： | 15 |
| 功能： | 解调器 |
| 频率： | 52MHz |
| RF 型： | AM，FM |
| 封装/外壳： | 84-LCC（J 形引线） |
| 包装： | 管件 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页当前第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页
HSP50210
The status bit definition is shown in Table 11:
TABLE 12. READ/WRITE ADDRESS MAP FOR
MICROPROCESSOR INTERFACE (Continued)
TABLE 11. STATUS BIT DEFINITIONS
R/W A2-0
DESCRIPTION
STATUS BIT
6
5
4
3
2
1
DEFINITION
Carrier Tracking Loop Lock
Acq/Trk
Frequency Sweep Direction
High Power
Low Power
Data Rdy
W
R
R
101 Read Address Register. The address loaded into this
register specifies an internal read point as given the by
address map in Table 12. Addresses outside the range
0-4 are invalid.
000 Selects output holding register bits 7-0 for output on
C7-0 respectively. Bit 0 is the LSB of the internal holding
register.
001 Selects output holding register bits 15-8 for output on
C7-0, respectively.
To simplify the output interface, a symbol clock (SMBLCLK)
is output which is synchronous to the soft bit decisions
produced by the Slicer. The SMBLCLK is a 50% duty cycle
clock whose rising edge is centered in the middle of the
output data period for both the soft bit decisions and the
R
R
R
010 Selects output holding register bits 23-16 for output on
C7-0, respectively.
011 Selects output holding register bits 31-24 for output on
C7-0, respectively. Bit 31 is the MSB.
100 Multiplexes 8 bits of internal status out on C7-0. See
end-symbol samples, as shown in Figure 20.
SMBLCLK
ISOFT2-0/
QSOFT2-0/
IEND7-1/
QEND7-1
FIGURE 20. OUTPUT DATA CLOCK TIMING
Microprocessor Interface
The Microprocessor Interface is used to write the
HSP50210’s Control Registers and monitor various read
points within the demodulator. Data written to the interface is
loaded into a set of four 8-bit holding registers, one Write
Address Register, or one Read Address Register. These
registers are accessed via the 3-bit address bus (A0-2) and
an 8-bit data bus (C0-7) as shown in Table 12. The R/W
column indicates whether the data is read from or written to
the given address.
TABLE 12. READ/WRITE ADDRESS MAP FOR
MICROPROCESSOR INTERFACE
Table 14 for bit map.
Data is read from an Internal Status Register and a series of
output holding registers. The output holding registers range
in size from 8 to 32 bits, and their contents are multiplexed
out a byte at a time on C7-0 by controlling A2-0 and
asserting RD. The addresses listed in Table 11 with the R
indicator provide the address map used for reading data
from the Microprocessor Interface.
Writing to the Microprocessor Interface
The HSP50210 is configured for operation by loading a set
of thirty-two control registers which range in size from 0 to
32 bits. They are loaded by first writing the configuration
data to the Microprocessor interface’s four holding registers
and then writing the target address to the Write Address
Register as shown in Figure 21. The Control Register
Address Map and bit definitions are given in Tables 14
through 45. The configuration data is transferred from the
holding registers to the target control register on the fourth
clock following a write to the address register. As a result,
the holding registers should not be updated any sooner
R/W A2-0
DESCRIPTION
than 4 CLKs after an address register write (see Figure 21).
W
W
W
W
W
000 Input Holding Register 0. Transfers to bits 7-0 of the
target control register. Bit 0 is the LSB of the target
register.
001 Input Holding Register 1. Transfers to bits 15-8 of the
target control register.
010 Input Holding Register 2. Transfers to bits 23-16 of a
32-bit target control register.
011 Input Holding Register 3. Transfers to bits 31-24 of the
target control register. Bit 31 is the MSB of the 32-bit
register.
100 Write Address Register. The register is loaded with the
address of the control register targeted for update. The
address map for the control registers is given in
Tables 1C-32C.
Note: Addresses outside the range 0-31 are invalid.
27
Note: The holding registers which map to the unused bits of
a particular control register do not have to be loaded.
Reading from the Microprocessor Interface
The Microprocessor Interface is used to monitor
demodulator operation by providing the ability to read the
accumulator contents in the Lock Detector and Loop
Filters. In addition, the interface is used to monitor the
HSP50210’s Internal Status Register. More clearly, the
following data is available to be read:
FN3652.5
July 2, 2008
相关PDF资料 |
PDF描述 |
|---|---|
| HMR2300-D20-485 | MAGNETOMETER RS485 W/CASE |
| PT080-60-0 | CORD PATCH PIN TIP PLUG 60" BLK |
| ISL5829/2INZ | IC DAC 12BIT CMOS DUAL 48LQFP |
| HMR2300-D00-485 | MAGNETOMETER RS485 |
| PT080-48-2 | CORD PATCH PIN TIP PLUG 48" RED |
相关代理商/技术参数 |
参数描述 |
|---|---|
| HSP50210JI-52 | 功能描述:上下转换器 COSTAS DEMODULATOR,84 PLCC,52MHZ,IND RoHS:否 制造商:Texas Instruments 产品:Down Converters 射频:52 MHz to 78 MHz 中频:300 MHz LO频率: 功率增益: P1dB: 工作电源电压:1.8 V, 3.3 V 工作电源电流:120 mA 最大功率耗散:1 W 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PQFP-128 |
| HSP50210JI-52Z | 功能描述:上下转换器 COSTAS DEMODULATOR 84 PLCC 52MHZ IND RoHS:否 制造商:Texas Instruments 产品:Down Converters 射频:52 MHz to 78 MHz 中频:300 MHz LO频率: 功率增益: P1dB: 工作电源电压:1.8 V, 3.3 V 工作电源电流:120 mA 最大功率耗散:1 W 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PQFP-128 |
| HSP50214 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Programmable Downconverter |
| HSP50214A | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Programmable Downconverter |
| HSP50214AVC | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
发布紧急采购，3分钟左右您将得到回复。