- 您现在的位置：买卖IC网 > PDF目录175496 > HY27SS16561M-FCP (HYNIX SEMICONDUCTOR INC) 16M X 16 FLASH 1.8V PROM, 10000 ns, PBGA63 PDF资料下载
参数资料
| 型号： | HY27SS16561M-FCP |
| 厂商： | HYNIX SEMICONDUCTOR INC |
| 元件分类： | PROM |
| 英文描述： | 16M X 16 FLASH 1.8V PROM, 10000 ns, PBGA63 |
| 封装： | 9 X 11 MM, 1.20 MM HEIGHT, 0.80 MM PITCH, FBGA-63 |
| 文件页数： | 11/44页 |
| 文件大小： | 644K |
| 代理商： | HY27SS16561M-FCP |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页当前第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页
Rev 0.4 / Jun. 2004
19
Preliminary
HY27SS(08/16)561M Series
HY27US(08/16)561M Series
256Mbit (32Mx8bit / 16Mx16bit) NAND Flash
Reset
The Reset command is used to reset the Command Interface and Status Register. If the Reset command is issued dur-
ing any operation, the operation will be aborted. If it was a program or erase operation that was aborted, the contents
of the memory locations being modified will no longer be valid as the data will be partially programmed or erased.
If the device has already been reset then the new Reset command will not be accepted. The Ready/Busy signal goes
Low for tBLBH4 after the Reset command is issued. The value of tBLBH4 depends on the operation that the device was
performing when the command was issued, refer to Table 15 for the values.
Read Status Register
The device contains a Status Register which provides information on the current or previous Program or Erase opera-
tion. The various bits in the Status Register convey information and errors on the operation.
The Status Register is read by issuing the Read Status Register command. The Status Register information is present
on the output data bus (I/O0- I/O7) on the falling edge of Chip Enable or Read Enable, whichever occurs last. When
several memories are connected in a system, the use of Chip Enable and Read Enable signals allows the system to poll
each device separately, even when the Ready/Busy pins are common-wired. It is not necessary to toggle the Chip
Enable or Read Enable signals to update the contents of the Status Register.
After the Read Status Register command has been issued, the device remains in Read Status Register mode until
another command is issued. Therefore if a Read Status Register command is issued during a Random Read cycle a
new read command must be issued to continue with a Page Read or Sequential Row Read operation.
The Status Register bits are summarized in Table 6, Status Register Bits. Refer to Table 6 in conjunction with the fol-
lowing text descriptions.
Write Protection Bit (SR7)
The Write Protection bit can be used to identify if the device is protected or not. If the Write Protection bit is set to '1'
the device is not protected and program or erase operations are allowed. If the Write Protection bit is set to '0' the
device is protected and program or erase operations are not allowed.
Figure 17. Block Erase Operation
Block Address
Inputs
I/O
60h
Confirm
Code
D0h
SR0
Block Erase
Setup Code
Busy
tBLBH3
(Erase Busy time)
RB
70h
Read Status Register
相关PDF资料 |
PDF描述 |
|---|---|
| HY27UG084G2M-UPIP | 512M X 8 FLASH 3.3V PROM, 30 ns, PBGA52 |
| HY27UG084GDM-TPIS | 512M X 8 FLASH 3.3V PROM, 30 ns, PDSO48 |
| HY29F040AC-55E | 512K X 8 FLASH 5V PROM, 55 ns, PQCC32 |
| HY5116160CTC-70 | 1M X 16 FAST PAGE DRAM, 70 ns, PDSO44 |
| HY5116404BSLR-60 | 4M X 4 EDO DRAM, 60 ns, PDSO24 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| HY27SS561M | 制造商:HYNIX 制造商全称:Hynix Semiconductor 功能描述:256Mbit (32Mx8bit / 16Mx16bit) NAND Flash |
| HY27SSXXX | 制造商:HYNIX 制造商全称:Hynix Semiconductor 功能描述:512Mbit (64Mx8bit / 32Mx16bit) NAND Flash |
| HY27UA081G1M | 制造商:HYNIX 制造商全称:Hynix Semiconductor 功能描述:1Gbit (128Mx8bit / 64Mx16bit) NAND Flash Memory |
| HY27UA161G1M | 制造商:HYNIX 制造商全称:Hynix Semiconductor 功能描述:1Gbit (128Mx8bit / 64Mx16bit) NAND Flash Memory |
| HY27UA1G1M | 制造商:HYNIX 制造商全称:Hynix Semiconductor 功能描述:1Gbit (128Mx8bit / 64Mx16bit) NAND Flash Memory |
发布紧急采购，3分钟左右您将得到回复。