参数资料
型号: HY27SS16561M-FCP
厂商: HYNIX SEMICONDUCTOR INC
元件分类: PROM
英文描述: 16M X 16 FLASH 1.8V PROM, 10000 ns, PBGA63
封装: 9 X 11 MM, 1.20 MM HEIGHT, 0.80 MM PITCH, FBGA-63
文件页数: 44/44页
文件大小: 644K
代理商: HY27SS16561M-FCP
Rev 0.4 / Jun. 2004
9
Preliminary
HY27SS(08/16)561M Series
HY27US(08/16)561M Series
256Mbit (32Mx8bit / 16Mx16bit) NAND Flash
Ready/Busy (RB)
The Ready/Busy output, RB, is an open-drain output that can be used to identify if the Program/ Erase/ Read (PER)
Controller is currently active.
When Ready/Busy is Low, VOL, a read, program or erase operation is in progress. When the operation completes
Ready/Busy goes High, VOH.
The use of an open-drain output allows the Ready/ Busy pins from several memories to be connected to a single pull-
up resistor. A Low will then indicate that one, or more, of the memories is busy.
Refer to the Ready/Busy Signal Electrical Characteristics section for details on how to calculate the value of the pull-up
resistor.
VCC Supply Voltage
VCC provides the power supply to the internal core of the memory device. It is the main power supply for all operations
(read, program and erase).
An internal voltage detector disables all functions whenever VCC is below 2.0V (for 3.3V devices) or 1.5V (for 1.8V
devices) to protect the device from any involuntary program/erase during power-transitions.
Each device in a system should have VCC decoupled with a 0.1uF capacitor. The PCB track widths should be sufficient
to carry the required program and erase currents.
VSS Ground
Ground, VSS, is the reference for the power supply. It must be connected to the system ground.
GND
GND input for spare Area Enable.
If GND input pin connect to Vss or static low state, the sequential read including spare area is possible.
But if GND input pin connect to Vcc or static high state, the sequential read excluding spare area is possible.
BUS OPERATIONS
There are six standard bus operations that control the memory. Each of these is described in this section, see Tables 2,
Bus Operations, for a summary.
Command Input
Command Input bus operations are used to give commands to the memory. Command are accepted when Chip Enable
is Low, Command Latch Enable is High, Address Latch Enable is Low and Read Enable is High. They are latched on the
rising edge of the Write Enable signal.
Only I/O0 to I/O7 are used to input commands. See Figure 21 and Table 14 for details of the timings requirements.
Address Input
Address Input bus operations are used to input the memory address. Three bus cycles are required to input the
addresses for the 256Mb devices (refer to Tables 3 and 4, Address Insertion). The addresses are accepted when Chip
Enable is Low, Address Latch Enable is High, Command Latch Enable is Low and Read Enable is High. They are latched
on the rising edge of the Write Enable signal. Only I/O0 to I/O7 are used to input addresses.
See Figure 22 and Table 14 for details of the timings requirements.
相关PDF资料
PDF描述
HY27UG084G2M-UPIP 512M X 8 FLASH 3.3V PROM, 30 ns, PBGA52
HY27UG084GDM-TPIS 512M X 8 FLASH 3.3V PROM, 30 ns, PDSO48
HY29F040AC-55E 512K X 8 FLASH 5V PROM, 55 ns, PQCC32
HY5116160CTC-70 1M X 16 FAST PAGE DRAM, 70 ns, PDSO44
HY5116404BSLR-60 4M X 4 EDO DRAM, 60 ns, PDSO24
相关代理商/技术参数
参数描述
HY27SS561M 制造商:HYNIX 制造商全称:Hynix Semiconductor 功能描述:256Mbit (32Mx8bit / 16Mx16bit) NAND Flash
HY27SSXXX 制造商:HYNIX 制造商全称:Hynix Semiconductor 功能描述:512Mbit (64Mx8bit / 32Mx16bit) NAND Flash
HY27UA081G1M 制造商:HYNIX 制造商全称:Hynix Semiconductor 功能描述:1Gbit (128Mx8bit / 64Mx16bit) NAND Flash Memory
HY27UA161G1M 制造商:HYNIX 制造商全称:Hynix Semiconductor 功能描述:1Gbit (128Mx8bit / 64Mx16bit) NAND Flash Memory
HY27UA1G1M 制造商:HYNIX 制造商全称:Hynix Semiconductor 功能描述:1Gbit (128Mx8bit / 64Mx16bit) NAND Flash Memory