参数资料
型号: I5104XY
厂商: WINBOND ELECTRONICS CORP
元件分类: 音频合成
英文描述: 262.2 SEC, SPEECH SYNTHESIZER WITH RCDG, UUC25
封装: DIE-25
文件页数: 54/87页
文件大小: 616K
代理商: I5104XY
59
8393B-MCU Wireless-02/13
ATmega256/128/64RFR2
2. At least one address field must be configured.
Address match, indicated by the TRX24_AMI interrupt is further controlled by the
content of subfields of the frame control field of a received frame according to the
following rule:
If (Destination Addressing Mode = 0 OR 1) AND (Source Addressing Mode = 0) no
TRX24_AMI interrupt is generated, refer to Figure 9-27 on page 69. This effectively
causes all acknowledgement frames not to be announced which otherwise always pass
the filter regardless of whether they are intended for this device or not.
For backward compatibility to IEEE 802.15.4-2003 third level filter rule 2 (Frame
Version) can be disabled by the bits AACK_FVN_MODE of register CSMA_SEED_1.
Frame filtering is available in Extended and Basic Operating Mode (see section "Basic
Operating Mode" on page 38); a frame passing the frame filtering generates an
TRX24_AMI interrupt, if enabled.
Note:
1. Filter
rule
1
is
affected
by
register
bits
AACK_FLTR_RES_FT
and
AACK_UPLD_RES_FT
(see
register
2. Filter rule 2 is affected by register bits AACK_FVN_MODE (see register
9.4.2.4.1 RX_AACK Slotted Operation – Slotted Acknowledgement
The radio transceiver supports slotted acknowledgement operation according to
IEEE 802.15.4-2006, section 5.5.4.1.
In RX_AACK mode with bit SLOTTED_OPERATION of register XAH_CTRL_0 set, the
transmission of an acknowledgement frame has to be controlled by the microcontroller.
If an ACK frame has to be transmitted the radio transceiver expects writing SLPTR=1 to
actually start the transmission. This waiting state is signaled 6 symbol periods after the
reception of the last symbol of a data or MAC command frame by bits TRAC_STATUS
of register XAH_CTRL_0, which are set to SUCCESS_WAIT_FOR_ACK in that case. In
networks using slotted operation the start of the acknowledgment frame and thus the
exact timing must be provided by the microcontroller.
A timing example of an RX_AACK transaction with bit SLOTTED_OPERATION of
register XAH_CTRL_0 set is shown in the next figure. The acknowledgement frame is
ready to transmit 6 symbol times after the reception of the last symbol of a data or MAC
command frame. The transmission of the acknowledgement frame is initiated by the
microcontroller by writing SLPTR=1 and starts 16s (tTR10) later. The interrupt latency
相关PDF资料
PDF描述
IA3-1206WA00D5 0 MHz - 18000 MHz RF/MICROWAVE FIXED ATTENUATOR
IA3-0706SS58D0 0 MHz - 18000 MHz RF/MICROWAVE FIXED ATTENUATOR
IA3-2010SG30D0 0 MHz - 18000 MHz RF/MICROWAVE FIXED ATTENUATOR
IAC-0706SG04D0 0 MHz - 18000 MHz RF/MICROWAVE FIXED ATTENUATOR
IAC-0706SS22D0 0 MHz - 18000 MHz RF/MICROWAVE FIXED ATTENUATOR
相关代理商/技术参数
参数描述
I5108E 制造商:WINBOND 制造商全称:Winbond 功能描述:SINGLE-CHIP 1 TO 16 MINUTES DURATION VOICE RECORD/PLAYBACK DEVICES WITH DIGITAL STORAGE CAPABILITY
I5108EI 制造商:WINBOND 制造商全称:Winbond 功能描述:SINGLE-CHIP 1 TO 16 MINUTES DURATION VOICE RECORD/PLAYBACK DEVICES WITH DIGITAL STORAGE CAPABILITY
I5108S 制造商:WINBOND 制造商全称:Winbond 功能描述:SINGLE-CHIP 1 TO 16 MINUTES DURATION VOICE RECORD/PLAYBACK DEVICES WITH DIGITAL STORAGE CAPABILITY
I5108SI 制造商:WINBOND 制造商全称:Winbond 功能描述:SINGLE-CHIP 1 TO 16 MINUTES DURATION VOICE RECORD/PLAYBACK DEVICES WITH DIGITAL STORAGE CAPABILITY
I5108X 制造商:WINBOND 制造商全称:Winbond 功能描述:SINGLE-CHIP 1 TO 16 MINUTES DURATION VOICE RECORD/PLAYBACK DEVICES WITH DIGITAL STORAGE CAPABILITY