参数资料
型号: I5104XY
厂商: WINBOND ELECTRONICS CORP
元件分类: 音频合成
英文描述: 262.2 SEC, SPEECH SYNTHESIZER WITH RCDG, UUC25
封装: DIE-25
文件页数: 56/87页
文件大小: 616K
代理商: I5104XY
60
8393B-MCU Wireless-02/13
ATmega256/128/64RFR2
Figure 9-11. Example Timing of an RX_AACK Transaction for Slotted Operation
R
X
/T
X
F
ra
m
e
o
n
A
ir
R X _A A C K _O N
T R X _ S T A T E
F ram e T ype
R X _A A C K _O N
R X /TX
R X
TX
T R X 24_R X _E N D
IR Q
R X
T yp . P rocessing D elay
tIRQ
51 2
0
7 04
tim e [ s]
64
1 026
D ata Fram e (Length = 10, A C K = 1)
A C K F ram e
S F D
96 s
(6 sym bols)
S LP TR
tTR10
T X
R X
S LP T R
A C K transm ission initiated by m icrocontroller
B U S Y _R X _A A C K
R X
w aiting period signaled by register bits T R A C _S T A T U S
tIRQ
T R X 24_T X _E N D
If bit AACK_ACK_TIME of register XAH_CTRL_1 is set, an acknowledgment frame can
be sent already 2 symbol times after the reception of the last symbol of a data or MAC
command frame.
9.4.2.4.2 RX_AACK Mode Timing
A timing example of an RX_AACK transaction is shown in the next figure. In this
example a data frame of length 10 with an ACK request is received. The radio
transceiver changes to state BUSY_RX_AACK after SFD detection. The completion of
the frame reception is indicated by a TRX24_RX_END interrupt. Interrupts
TRX24_RX_START and TRX24_AMI are disabled in this example. The ACK frame is
automatically transmitted after a default wait period of 12 symbols (192 s), bit
AACK_ACK_TIME = 0 (reset value). The interrupt latency tIRQ is specified in section
Figure 9-12. Example Timing of an RX_AACK Transaction
R
X
/T
X
F
ra
m
e
o
n
A
ir
R X _A A C K _O N
B U S Y _R X _A A C K
T R X _S T A T E
F ram e T ype
R X _A A C K _O N
R X /T X
R X
TX
TR X 24 _R X _E N D
IR Q
R X
T yp. P rocessing D elay
tIRQ
5 1 2
0
7 0 4
tim e [ s]
6 4
1 0 8 8
D ata F ram e (Length = 10, A C K = 1)
A C K F ram e
S F D
192 s
(12 sym bols)
TR X 24_ TX _E N D
tIRQ
If bit AACK_ACK_TIME of register XAH_CTRL_1 is set, an acknowledgment frame is
sent already 2 symbol times after the reception of the last symbol of a data or MAC
command frame.
9.4.2.5 MAF – Multiple Address Filter
Certain scenarios, like different PANs, may require to extend the address filter to
multiple PANs. The address filter was extended to support four PANs.
The address filter unit consists of four independent filter blocks. The incoming signal is
analyzed in parallel by all filter blocks. Each block can be enabled separately and is
相关PDF资料
PDF描述
IA3-1206WA00D5 0 MHz - 18000 MHz RF/MICROWAVE FIXED ATTENUATOR
IA3-0706SS58D0 0 MHz - 18000 MHz RF/MICROWAVE FIXED ATTENUATOR
IA3-2010SG30D0 0 MHz - 18000 MHz RF/MICROWAVE FIXED ATTENUATOR
IAC-0706SG04D0 0 MHz - 18000 MHz RF/MICROWAVE FIXED ATTENUATOR
IAC-0706SS22D0 0 MHz - 18000 MHz RF/MICROWAVE FIXED ATTENUATOR
相关代理商/技术参数
参数描述
I5108E 制造商:WINBOND 制造商全称:Winbond 功能描述:SINGLE-CHIP 1 TO 16 MINUTES DURATION VOICE RECORD/PLAYBACK DEVICES WITH DIGITAL STORAGE CAPABILITY
I5108EI 制造商:WINBOND 制造商全称:Winbond 功能描述:SINGLE-CHIP 1 TO 16 MINUTES DURATION VOICE RECORD/PLAYBACK DEVICES WITH DIGITAL STORAGE CAPABILITY
I5108S 制造商:WINBOND 制造商全称:Winbond 功能描述:SINGLE-CHIP 1 TO 16 MINUTES DURATION VOICE RECORD/PLAYBACK DEVICES WITH DIGITAL STORAGE CAPABILITY
I5108SI 制造商:WINBOND 制造商全称:Winbond 功能描述:SINGLE-CHIP 1 TO 16 MINUTES DURATION VOICE RECORD/PLAYBACK DEVICES WITH DIGITAL STORAGE CAPABILITY
I5108X 制造商:WINBOND 制造商全称:Winbond 功能描述:SINGLE-CHIP 1 TO 16 MINUTES DURATION VOICE RECORD/PLAYBACK DEVICES WITH DIGITAL STORAGE CAPABILITY