- 您现在的位置：买卖IC网 > PDF目录9903 > IDT72T18105L10BB (IDT, Integrated Device Technology Inc)IC FIFO 131X18 2.5V 10NS 24BGA PDF资料下载
参数资料
| 型号： | IDT72T18105L10BB |
| 厂商： | IDT, Integrated Device Technology Inc |
| 文件页数： | 53/55页 |
| 文件大小： | 0K |
| 描述： | IC FIFO 131X18 2.5V 10NS 24BGA |
| 标准包装： | 1 |
| 系列： | 72T |
| 功能： | 异步，同步 |
| 存储容量： | 2.3K（131 x 18） |
| 数据速率： | 10MHz |
| 访问时间： | 10ns |
| 电源电压： | 2.375 V ~ 2.625 V |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 240-BGA |
| 供应商设备封装： | 240-PBGA（19x19） |
| 包装： | 托盘 |
| 其它名称： | 72T18105L10BB |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页当前第53页第54页第55页
7
COMMERCIALANDINDUSTRIAL
TEMPERATURERANGES
IDT72T1845/55/65/75/85/95/105/115/125 2.5V TeraSync 18-BIT/9-BIT FIFO 2Kx18/4Kx9, 4Kx18/
8Kx9, 8Kx18/16Kx9, 16Kx18/32Kx9, 32Kx18/64Kx9, 64Kx18/128Kx9, 128Kx18/256Kx9, 256Kx18/512Kx9, 512Kx18/1Mx9
FEBRUARY 10, 2009
PIN DESCRIPTION
Symbol
Name
I/O TYPE
Description
ASYR(1) Asynchronous
LVTTL
A HIGH on this input during Master Reset will select Synchronous read operation for the output port. A LOW
Read Port
INPUT
willselectAsynchronousoperation.IfAsynchronousisselectedtheFIFOmustoperateinIDTStandardmode.
ASYW(1) Asynchronous
LVTTL
A HIGH on this input during Master Reset will select Synchronous write operation for the input port. A LOW
WritePort
INPUT
will select Asynchronous operation.
BE(1)
Big-Endian/
LVTTL
During Master Reset, a LOW on
BE will select Big-Endian operation. A HIGH on BE during Master Reset
Little-Endian
INPUT
willselectLittle-Endianformat.
D0–D17 DataInputs
HSTL-LVTTL Data inputs for an 18- or 9-bit bus. When in 18- or 9-bit mode, the unused input pins should be tied to GND.
INPUT
EF/OR
Empty Flag/
HSTL-LVTTL In the IDT Standard mode, the
EFfunctionisselected.EFindicateswhetherornottheFIFOmemoryisempty.
Output Ready
OUTPUT
In FWFT mode, the
OR function is selected. OR indicates whether or not there is valid data available at the
outputs.
ERCLK RCLK Echo
HSTL-LVTTL Read clock Echo output, only available when the Read is setup for Synchronous mode.
OUTPUT
EREN
Read Enable Echo HSTL-LVTTL Read Enable Echo output, only available when the Read is setup for Synchronous mode.
OUTPUT
FF/IR
Full Flag/
HSTL-LVTTL In the IDT Standard mode, the
FF function is selected. FF indicates whether or not the FIFO memory is
Input Ready
OUTPUT
full. In the FWFT mode, the
IR function is selected. IR indicates whether or not there is space available for
writing to the FIFO memory.
FSEL0(1) Flag Select Bit 0
LVTTL
During Master Reset, this input along with FSEL1 and the
LD pin, will select the default offset values for the
INPUT
programmable flags
PAE and PAF. There are up to eight possible settings available.
FSEL1(1) Flag Select Bit 1
LVTTL
During Master Reset, this input along with FSEL0 and the
LD pin will select the default offset values for the
INPUT
programmable flags
PAE and PAF. There are up to eight possible settings available.
FWFT/
First Word Fall
HSTL-LVTTL During Master Reset, selects First Word Fall Through or IDT Standard mode. After Master Reset, this pin
SI
Through/Serial In
INPUT
functions as a serial input for loading offset registers. If Asynchronous operation of the read port has been
selected then the FIFO must be setup in IDT Standard mode.
HF
Half-Full Flag
HSTL-LVTTL
HF indicates whether the FIFO memory is more or less than half-full.
OUTPUT
IP(1)
Interspersed Parity
LVTTL
During Master Reset, a LOW on IP will select Non-Interspersed Parity mode. A HIGH will select Interspersed
INPUT
Parity mode.
IW(1)
InputWidth
LVTTL
This pin, along with OW, selects the bus width of the write port. See Table 1 for bus size configuration.
INPUT
LD
Load
HSTL-LVTTL This is a dual purpose pin. During Master Reset, the state of the
LD input along with FSEL0 and FSEL1,
INPUT
determines one of eight default offset values for the
PAEandPAFflags,alongwiththemethodbywhichthese
offsetregisterscanbeprogrammed,parallelorserial(seeTable2).AfterMasterReset,thispinenableswriting
to and reading from the offset registers. THIS PIN MUST BE HIGH AFTER MASTER RESET TO WRITE
OR READ DATA TO/FROM THE FIFO MEMORY.
MARK
Mark for Retransmit HSTL-LVTTL When this pin is asserted the current location of the read pointer will be marked. Any subsequent Retransmit
INPUT
operation will reset the read pointer to this position.
MRS
Master Reset
HSTL-LVTTL
MRS initializes the read and write pointers to zero and sets the output register to all zeroes. During Master
INPUT
Reset, the FIFO is configured for either FWFT or IDT Standard mode, Bus-Matching configurations,
Synchronous/Asynchronousoperationofthereadorwriteport,oneofeightprogrammableflagdefaultsettings,
serialorparallelprogrammingoftheoffsetsettings,Big-Endian/Little-Endianformat,zerolatencytimingmode,
interspersed parity, and synchronous versus asynchronous programmable flag timing modes.
OE
OutputEnable
HSTL-LVTTL
OE provides Asynchronous three-state control of the data outputs, Qn.During a Master or Partial Reset the
INPUT
OE input is the only input that provide High-Impedance control of the data outputs.
OW(1)
OutputWidth
LVTTL
This pin, along with IW, selects the bus width of the read port. See Table 1 for bus size configuration.
INPUT
PAE
Programmable
HSTL-LVTTL
PAE goes LOW if the number of words in the FIFO memory is less than offset n, which is stored in the Empty
Almost-EmptyFlag
OUTPUT
Offset register.
PAEgoesHIGHifthenumberofwordsintheFIFOmemoryisgreaterthanorequaltooffsetn.
PAF
Programmable
HSTL-LVTTL
PAF goes HIGH if the number of free locations in the FIFO memory is more than offset m, which is stored in
Almost-FullFlag
OUTPUT
the Full Offset register.
PAFgoesLOWifthenumberoffreelocationsintheFIFOmemoryislessthanorequal
tom.
PFM(1)
Programmable
LVTTL
During Master Reset, a LOW on PFM will select Asynchronous Programmable flag timing mode. A HIGH on
Flag Mode
INPUT
PFM will select Synchronous Programmable flag timing mode.
相关PDF资料 |
PDF描述 |
|---|---|
| MS27508E14B15PA | CONN RCPT 15POS BOX MNT W/PINS |
| V48A28T500BL2 | CONVERTER MOD DC/DC 28V 500W |
| MS27656T15F35PC | CONN RCPT 37POS WALL MNT W/PINS |
| V48A28T500BL | CONVERTER MOD DC/DC 28V 500W |
| V48A28T500B3 | CONVERTER MOD DC/DC 28V 500W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IDT72T18105L4-4BB | 功能描述:IC FIFO 131X18 2.5V 4NS 240BGA RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:72T 标准包装:15 系列:74F 功能:异步 存储容量:256（64 x 4） 数据速率:- 访问时间:- 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:24-DIP（0.300"，7.62mm） 供应商设备封装:24-PDIP 包装:管件 其它名称:74F433 |
| IDT72T18105L4-4BBG | 功能描述:IC FIFO 131072X18 SYNC 240BGA RoHS:是 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:72T 标准包装:15 系列:74F 功能:异步 存储容量:256（64 x 4） 数据速率:- 访问时间:- 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:24-DIP（0.300"，7.62mm） 供应商设备封装:24-PDIP 包装:管件 其它名称:74F433 |
| IDT72T18105L5BB | 功能描述:IC FIFO 131X18 2.5V 5NS 240BGA RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:72T 标准包装:15 系列:74F 功能:异步 存储容量:256（64 x 4） 数据速率:- 访问时间:- 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:24-DIP（0.300"，7.62mm） 供应商设备封装:24-PDIP 包装:管件 其它名称:74F433 |
| IDT72T18105L5BBGI | 制造商:Integrated Device Technology Inc 功能描述:IC FIFO 131X18 2.5V 5NS 240BGA |
| IDT72T18105L5BBI | 功能描述:IC FIFO 131X18 2.5V 5NS 240BGA RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:72T 标准包装:15 系列:74F 功能:异步 存储容量:256（64 x 4） 数据速率:- 访问时间:- 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:24-DIP（0.300"，7.62mm） 供应商设备封装:24-PDIP 包装:管件 其它名称:74F433 |
发布紧急采购，3分钟左右您将得到回复。