- 您现在的位置：买卖IC网 > PDF目录9903 > IDT72T18105L10BB (IDT, Integrated Device Technology Inc)IC FIFO 131X18 2.5V 10NS 24BGA PDF资料下载
参数资料
| 型号： | IDT72T18105L10BB |
| 厂商： | IDT, Integrated Device Technology Inc |
| 文件页数： | 8/55页 |
| 文件大小： | 0K |
| 描述： | IC FIFO 131X18 2.5V 10NS 24BGA |
| 标准包装： | 1 |
| 系列： | 72T |
| 功能： | 异步，同步 |
| 存储容量： | 2.3K（131 x 18） |
| 数据速率： | 10MHz |
| 访问时间： | 10ns |
| 电源电压： | 2.375 V ~ 2.625 V |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 240-BGA |
| 供应商设备封装： | 240-PBGA（19x19） |
| 包装： | 托盘 |
| 其它名称： | 72T18105L10BB |
第1页第2页第3页第4页第5页第6页第7页当前第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页
16
COMMERCIALANDINDUSTRIAL
TEMPERATURERANGES
IDT72T1845/55/65/75/85/95/105/115/125 2.5V TeraSync 18-BIT/9-BIT FIFO 2Kx18/4Kx9, 4Kx18/
8Kx9, 8Kx18/16Kx9, 16Kx18/32Kx9, 32Kx18/64Kx9, 64Kx18/128Kx9, 128Kx18/256Kx9, 256Kx18/512Kx9, 512Kx18/1Mx9
FEBRUARY 10, 2009
FUNCTIONALDESCRIPTION
TIMING MODES: IDT STANDARD vs FIRST WORD FALL THROUGH
(FWFT) MODE
The IDT72T1845/72T1855/72T1865/72T1875/72T1885/72T1895/
72T18105/72T18115/72T18125 support two different timing modes of opera-
tion: IDT Standard mode or First Word Fall Through (FWFT) mode. The
selectionofwhichmodewilloperateisdeterminedduringMasterReset,bythe
state of the FWFT/SI input.
If, at the time of Master Reset, FWFT/SI is LOW, then IDT Standard mode
willbeselected.ThismodeusestheEmptyFlag (
EF)toindicatewhetherornot
there are any words present in the FIFO. It also uses the Full Flag function (
FF)
to indicate whether or not the FIFO has any free space for writing. In IDT
Standard mode, every word read from the FIFO, including the first, must be
requested using the Read Enable (
REN) and RCLK.
If, at the time of Master Reset, FWFT/SI is HIGH, then FWFT mode will be
selected. This mode uses Output Ready (
OR)toindicatewhetherornotthere
is valid data at the data outputs (Qn). It also uses Input Ready (
IR) to indicate
whether or not the FIFO has any free space for writing. In the FWFT mode, the
first word written to an empty FIFO goes directly to Qn after three RCLK rising
edges,
REN = LOW is not necessary. Subsequent words must be accessed
using the Read Enable (
REN) and RCLK.
Varioussignals,bothinputandoutputsignalsoperatedifferentlydepending
on which timing mode is in effect.
IDT STANDARD MODE
In this mode, the status flags,
FF, PAF, HF, PAE, and EF operate in the
manner outlined in Table 3. To write data into to the FIFO, Write Enable (
WEN)
mustbeLOW.DatapresentedtotheDATAINlineswillbeclockedintotheFIFO
on subsequent transitions of the Write Clock (WCLK). After the first write is
performed, the Empty Flag (
EF)willgoHIGH.Subsequentwriteswillcontinue
to fill up the FIFO. The Programmable Almost-Empty flag (
PAE) will go HIGH
after n + 1 words have been loaded into the FIFO, where n is the empty offset
value. The default setting for these values are stated in the footnote of Table 2.
Thisparameterisalsouserprogrammable.SeesectiononProgrammableFlag
OffsetLoading.
If one continued to write data into the FIFO, and we assumed no read
operationsweretakingplace,theHalf-Fullflag(
HF)wouldtoggletoLOWonce
(D/2 + 1) words were written into the FIFO. If x18 Input or x18 Output bus Width
is selected, (D/2 + 1) = the 1,025th word for the IDT72T1845, 2,049th word for
IDT72T1855, 4,097th word for the IDT72T1865, 8,193rd word for the
IDT72T1875, 16,385th word for the IDT72T1885, 32,769th word for the
IDT72T1895, 65,537th word for the IDT72T18105, 131,073rd word for the
IDT72T18115 and 262,145th word for the IDT72T18125. If both x9 Input and
x9 Output bus Widths are selected, (D/2 + 1) = the 2,049th word for the
IDT72T1845,4,097thwordforIDT72T1855,8,193rdwordfortheIDT72T1865,
16,385th word for the IDT72T1875, 32,769th word for the IDT72T1885,
65,537th word for the IDT72T1895, 131,073rd word for the IDT72T18105,
262,145thwordfortheIDT72T18115and524,289thwordfortheIDT72T18125.
ContinuingtowritedataintotheFIFOwillcausetheProgrammableAlmost-Full
flag (
PAF) to go LOW. Again, if no reads are performed, the PAF will go LOW
after (D-m) writes to the FIFO. If x18 Input or x18 Output bus Width is selected,
(D-m) = (2,048-m) writes for the IDT72T1845, (4,096-m) writes for the
IDT72T1855, (8,192-m) writes for the IDT72T1865, (16,384-m) writes for the
IDT72T1875, (32,768-m) writes for the IDT72T1885, (65,536-m) writes for the
IDT72T1895, (131,072-m) writes for the IDT72T18105, (262,144-m) writes
for the IDT72T18115 and (524,288-m) writes for the IDT72T18125. If both x9
Input and x9 Output bus Widths are selected, (D-m) = (4,096-m) writes for the
IDT72T1845, (8,192-m) writes for the IDT72T1855, (16,384-m) writes for the
IDT72T1865, (32,768-m) writes for the IDT72T1875, (65,536-m) writes for the
IDT72T1885, (131,072-m) writes for the IDT72T1895, (262,144-m) writes for
theIDT72T18105,(524,288-m)writesfortheIDT72T18115and(1,048,576-m)
writes for the IDT72T18125. The offset “m” is the full offset value. The default
setting for these values are stated in the footnote of Table 2. This parameter is
also user programmable. See section on Programmable Flag Offset Loading.
When the FIFO is full, the Full Flag (
FF)willgoLOW,inhibitingfurtherwrite
operations.Ifnoreadsareperformedafterareset,
FFwillgoLOWafterDwrites
totheFIFO.Ifthex18Inputorx18OutputbusWidthisselected,D=2,048writes
for the IDT72T1845, 4,096 writes for the IDT72T1855, 8,192 writes for the
IDT72T1865, 16,384 writes for the IDT72T1875, 32,768 writes for the
IDT72T1885, 65,536 writes for the IDT72T1895, 131,072 writes for the
IDT72T18105,262,144writesfortheIDT72T18115and524,288writesforthe
IDT72T18125.Ifbothx9Inputandx9OutputbusWidthsareselected,D=4,096
writes for the IDT72T1845, 8,192 writes for the IDT72T1855, 16,384 writes for
the IDT72T1865, 32,768 writes for the IDT72T1875, 65,536 writes for the
IDT72T1885, 131,072 writes for the IDT72T1895, 262,144 writes for the
IDT72T18105, 524,288 writes for the IDT72T18115 and 1,048,576 writes for
the IDT72T18125, respectively.
If the FIFO is full, the first read operation will cause
FF to go HIGH.
Subsequentreadoperationswillcause
PAFandHFtogoHIGHattheconditions
described in Table 3. If further read operations occur, without write operations,
PAE will go LOW when there are n words in the FIFO, where n is the empty
offsetvalue.ContinuingreadoperationswillcausetheFIFOtobecomeempty.
When the last word has been read from the FIFO, the
EFwillgoLOWinhibiting
further read operations.
REN is ignored when the FIFO is empty.
When configured in IDT Standard mode, the
EFandFFoutputsaredouble
register-bufferedoutputs.
Relevant timing diagrams for IDT Standard mode can be found in Figure
11, 12, 13 and 18.
FIRST WORD FALL THROUGH MODE (FWFT)
In this mode, the status flags,
IR, PAF, HF, PAE, and OR operate in the
manner outlined in Table 4. To write data into to the FIFO,
WENmustbeLOW.
DatapresentedtotheDATAINlineswillbeclockedintotheFIFOonsubsequent
transitions of WCLK. After the first write is performed, the Output Ready (
OR)
flag will go LOW. Subsequent writes will continue to fill up the FIFO.
PAEwillgo
HIGH after n + 2 words have been loaded into the FIFO, where n is the empty
offset value. The default setting for these values are stated in the footnote of
Table 2. This parameter is also user programmable. See section on Program-
mable Flag Offset Loading.
If one continued to write data into the FIFO, and we assumed no read
operations were taking place, the
HF would toggle to LOW once the (D/2 + 2)
wordswerewrittenintotheFIFO.Ifx18Inputorx18OutputbusWidthisselected,
(D/2+ 2) = the1,026thwordfortheIDT72T1845,2,050thwordforIDT72T1855,
4,098th word for the IDT72T1865, 8,194th word for the IDT72T1875, 16,386th
word for the IDT72T1885, 32,770th word for the IDT72T1895, 65,538th word
for the IDT72T18105, 131,074th word for the IDT72T18115 and 262,146th
word for the IDT72T18125. If both x9 Input and x9 Output bus Widths are
selected, (D/2 + 2) = the 2,050th word for the IDT72T1845, 4,098th word for
IDT72T1855, 8,194th word for the IDT72T1865, 16,386th word for the
IDT72T1875, 32,770th word for the IDT72T1885, 65,538th word for the
IDT72T1895, 131,074th word for the IDT72T18105, 262,146th word for the
IDT72T18115 and 524,290th word for the IDT72T18125. Continuing to write
data into the FIFO will cause the
PAF to go LOW. Again, if no reads are
performed, the
PAFwill go LOW after (D-m) writes to the FIFO. If x18 Input or
x18OutputbusWidthisselected,(D-m) = (2,049-m)writesfortheIDT72T1845,
相关PDF资料 |
PDF描述 |
|---|---|
| MS27508E14B15PA | CONN RCPT 15POS BOX MNT W/PINS |
| V48A28T500BL2 | CONVERTER MOD DC/DC 28V 500W |
| MS27656T15F35PC | CONN RCPT 37POS WALL MNT W/PINS |
| V48A28T500BL | CONVERTER MOD DC/DC 28V 500W |
| V48A28T500B3 | CONVERTER MOD DC/DC 28V 500W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IDT72T18105L4-4BB | 功能描述:IC FIFO 131X18 2.5V 4NS 240BGA RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:72T 标准包装:15 系列:74F 功能:异步 存储容量:256（64 x 4） 数据速率:- 访问时间:- 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:24-DIP（0.300"，7.62mm） 供应商设备封装:24-PDIP 包装:管件 其它名称:74F433 |
| IDT72T18105L4-4BBG | 功能描述:IC FIFO 131072X18 SYNC 240BGA RoHS:是 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:72T 标准包装:15 系列:74F 功能:异步 存储容量:256（64 x 4） 数据速率:- 访问时间:- 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:24-DIP（0.300"，7.62mm） 供应商设备封装:24-PDIP 包装:管件 其它名称:74F433 |
| IDT72T18105L5BB | 功能描述:IC FIFO 131X18 2.5V 5NS 240BGA RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:72T 标准包装:15 系列:74F 功能:异步 存储容量:256（64 x 4） 数据速率:- 访问时间:- 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:24-DIP（0.300"，7.62mm） 供应商设备封装:24-PDIP 包装:管件 其它名称:74F433 |
| IDT72T18105L5BBGI | 制造商:Integrated Device Technology Inc 功能描述:IC FIFO 131X18 2.5V 5NS 240BGA |
| IDT72T18105L5BBI | 功能描述:IC FIFO 131X18 2.5V 5NS 240BGA RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:72T 标准包装:15 系列:74F 功能:异步 存储容量:256（64 x 4） 数据速率:- 访问时间:- 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:24-DIP（0.300"，7.62mm） 供应商设备封装:24-PDIP 包装:管件 其它名称:74F433 |
发布紧急采购，3分钟左右您将得到回复。