- 您现在的位置：买卖IC网 > PDF目录10950 > IDT821054PQFG (IDT, Integrated Device Technology Inc)IC PCM CODEC QUAD MPI 64-PQFP PDF资料下载
参数资料
| 型号： | IDT821054PQFG |
| 厂商： | IDT, Integrated Device Technology Inc |
| 文件页数： | 6/45页 |
| 文件大小： | 0K |
| 描述： | IC PCM CODEC QUAD MPI 64-PQFP |
| 标准包装： | 84 |
| 类型： | PCM 编解码器/滤波器 |
| 数据接口： | PCM 音频接口 |
| ADC / DAC 数量： | 4 / 4 |
| 三角积分调变： | 无 |
| 电压 - 电源，模拟： | 4.75 V ~ 5.25 V |
| 电压 - 电源，数字： | 4.75 V ~ 5.25 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 64-QFP |
| 供应商设备封装： | 64-PQFP（14x14） |
| 包装： | 管件 |
| 其它名称： | 800-2516-5 821054PQFG IDT821054PQFG-ND |
第1页第2页第3页第4页第5页当前第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页
14
IDT821054 QUAD PROGRAMMABLE PCM CODEC WITH MPI INTERFACE
INDUSTRIAL TEMPERATURE RANGE
40 Hz < f < 60 Hz, tolerance <
±5%
60 Hz < f < 100 Hz, tolerance <
±2.5%
100 Hz < f < 3400 Hz, tolerance <
±1%
The frequency and amplitude coefficients should be converted to
corresponding hexadecimal values before being written to the Coe-
RAM. Refer to “9 Appendix: IDT821054 Coe-RAM Mapping” for the
address of the tone coefficients.
The ring signal is a special signal generated by the dual tone
generators. When only one tone generator is enabled, or dual tone
generators produce the same tone signal and frequency of the tone
meets the ring signal requirement (10 Hz to 100 Hz), a ring signal will be
generated and output to the VOUT pin.
2.9
FSK SIGNAL GENERATION
The IDT821054 has a built-in FSK generator for all four channels to
send Caller-ID signals. The general procedure of sending a Caller-ID
signal is as shown in Figure - 6.
Figure - 6 General Procedure of Sending Caller-ID Signal
The Seizure Signal is a series of '01' pairs. Seizure Length, i.e. the
number of the ‘01’ pairs of the Seizure Signal, is programmable. It is two
times of the value of the SL[7:0] bits in GREG15. For example, if SL[7:0]
= 5 (d), the Seizure Length will be 10 (d).
The Mark Signal is a series of '1'. The length of the Mark Signal
(Mark Length) is determined by the ML[7:0] bits in GREG16.
The Caller-ID message should be written to the FSK-RAM before it is
sent out. The FSK-RAM consists of 32 words, and each word consists of
two bytes, so it can contain up to 64 bytes of message at one time. If the
total message is longer than 64 bytes, it should be written to the FSK-
RAM at two or more times. Data Length, i.e. the number of the data
bytes that are written to the FSK-RAM for transmission, is set by the
DL[7:0] bits in GREG14.
One 'Word' of the Caller-ID message consists of 10 bits: one Start Bit
at the beginning, one Stop Bit at the end and eight bits of Caller-ID
message in the middle. For the IDT821054, the eight bits of Caller-ID
message are from the FSK-RAM, and the Start Bit/Stop Bit will be added
automatically when sending the Caller-ID message.
The Flag Signal is a series of '1'. The length of the Flag Signal (Flag
Length) is determined by the FL[7:0] bits in GREG13.
The BS (BT/Bellcore Selection) bit in GREG17 determines which
specification the FSK generator will follow. The IDT821054 supports
both Bellcore 202 and BT standards. Table - 1 is the comparison of
these two standards.
The MAS (Mark After Send) bit in GREG17 determines whether to
keep on sending a series of '1's after the completion of sending the
content in the FSK-RAM. If the total Caller-ID message is longer than 64
bytes, the MAS bit should be set to '1' to hold the link after the first 64
bytes of Caller-ID message have been sent. Then, users can update the
FSK-RAM with new data and send the new data without re-sending the
Seizure Signal and Mark Signal. This is important to keep the integrity of
Caller-ID information.
The FCS[2:0] (FSK Channel Selection) bits in GREG17 are used to
select one of the four channels to send the FSK signal. The FO bit
GREG17 is used to enable/disable the FSK generator. When all
configurations and FSK-RAM updating have been completed, the FS
(FSK Start) bit in GREG17 should be set to ‘1’ to trigger the sending of
FSK signal. The FS bit will be reset to ‘0’ after all data bytes in the FSK-
RAM have been sent out.
A recommended procedure of programming the FSK generator is
shown in Figure - 7.
No
Yes
Start
Send Seizure Signal
Send Mark Signal
Send One Word of Caller-ID
Message
Send Flag Signal
Complete Caller-ID Message Sending?
Stop
Table - 1 BT/Bellcore Standard of FSK Signal
Item
BT
Bellcore
Mark (1)
frequency
1300 Hz
± 1.5%
1200 Hz
± 1.1%
Space (0)
frequency
2100 Hz
± 1.1%
2200 Hz
± 1.1%
Transmission rate
1200 baud
± 1%
1200 Hz
± 1%
Word format
1 start bit which is ‘0’, 8
word bits (with least
significant bit LSB first), 1
stop bit which is ‘1’.
1 start bit which is ‘0’, 8
word bits (with least
significant bit LSB first), 1
stop bit which is ‘1’.
相关PDF资料 |
PDF描述 |
|---|---|
| MCIMX357CVM5BR2 | IC MPU I.MX35 400MAPBGA |
| MCIMX357CVM5B | IC MPU I.MX35 400MAPBGA |
| MCIMX357CJQ5CR2 | MULTIMEDIA PROCESSOR 400-MAPBGA |
| MCF5270CVM150J | IC MCU 32BIT 150MHZ 196-MAPBGA |
| ADV202BBCZ-150 | IC VIDEO CODEC JPEG2000 144CSBGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IDT821064 | 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:QUAD PROGRAMMABLE PCM CODEC WITH GCI INTERFACE |
| IDT821064PQF | 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:QUAD PROGRAMMABLE PCM CODEC WITH GCI INTERFACE |
| IDT821068 | 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:OCTAL PROGRAMMABLE PCM CODEC |
| IDT821068PX | 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:OCTAL PROGRAMMABLE PCM CODEC |
| IDT821621 | 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:LONG HAUL SLIC |
发布紧急采购，3分钟左右您将得到回复。