
2-20
Registers
Final Rev F
Copyright 1996 by LSI Logic Corporation. All rights reserved.
Figure 2.4
Group 3 Interrupt
Register 0
DRAMXFER
DRAM Transfer Done
7, R/W
When DRAMXFER is set, it indicates that the DRAM
block move or the DRAM DMA transfer is complete.
PDR
Pack Data Ready
6, R/W
When PDR is set, it indicates that the system parser has
stored a Pack Header in the system channel buffer.
SCRS
System Clock Reference Status
5, R/W
When SCRS is set, it indicates that the on-chip System
Clock Reference counter has wrapped around or the
SCR counter matches the compare register. Read the
Status Register in Group 6 to determine the status.
PSD
Picture Start Code Detect
4, R/W
When PSD is set, it indicates that the video parser has
detected a picture start code.
ASD
Audio Sync Code Detect
3, R/W
When ASD is set, it indicates that the audio decoder has
detected an audio sync code.
DER
Decode Error
2, R/W
When DER is set, it indicates that the audio or video
decoder has detected a decode error. The L64005 sets
DER when any one of the error status bits in Group 6,
Register 1 is set. The following table lists these bits and
the corresponding error conditions.
7
6
5
43210
DRAMXFER
PDR SCRS PSD ASD DER UFR DES
Group 6, Error
Status Bits
Decode Error Condition
ARE
Audio Reconstruction Error
ASE
Audio Sync Error
ACE
Audio CRC or Illegal Bit Error
VRE
Video Reconstruction Error
CE
Context Error (video)
VLCE
Variable Length Code or
Run-length Error (video)