
L64005 MPEG-2 Audio/Video Decoder Technical Manual
2-41
Final Rev F
Copyright 1996 by LSI Logic Corporation. All rights reserved.
LRP
Audio LRCLK Polarity
6, R/W
Setting LRCLK reverses the polarity of the LRCLK signal.
When LRP is set, LRCLK is active HIGH. When LRP is
cleared, LRCLK is active LOW.
PCM[1:0]
Audio PCM Mode Select
[5:4], R/W
Setting PCM[1:0] selects one of three output modes for
the audio PCM output as shown in the following table.
I2S
Audio I2S Output Mode
3, R/W
Setting I2S congures the PCM output in the I2S output
mode. Clearing I2S congures the output in normal AES
mode.
ASM
Audio Soft Mute
2, R/W
Setting ASM mutes the output. Clearing ASM enables the
audio output. A soft mute provides a gradual muting
which may be used to avoid audible artifacts that would
otherwise be heard during a muting operation.
MUTE
Mute on Audio Error
1, R/W
Setting MUTE causes the audio output to mute when an
error is detected. Clearing MUTE allows audio output if
certain minor errors are detected.
EXCLK
External Audio Clock Select
0, R/W
Setting EXCLK causes the L64005 to use an externally
supplied audio clock (ACLK) for the derivation of the
audio sample rate. Clearing EXCLK causes the L64005
to use SYSCLK (normally 27 MHz).
2.8.30
Group 6
Audio Oscillator
Frequency
Control
The Audio Oscillator Frequency Control Registers control the frequency
is given by
. These registers are read/write.
PCM[1:0]
BCLK Cycles
002
32
012
48
102
64
112
Reserved
f
s
f
s
Audio Clock
n
2
m
--------
×
=