- 您现在的位置：买卖IC网 > PDF目录69009 > M30240M5-XXXFP 16-BIT, MROM, 12 MHz, MICROCONTROLLER, PQFP80 PDF资料下载
参数资料
| 型号： | M30240M5-XXXFP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 16-BIT, MROM, 12 MHz, MICROCONTROLLER, PQFP80 |
| 封装： | 0.80 MM PITCH, PLASTIC, QFP-80 |
| 文件页数： | 125/139页 |
| 文件大小： | 1453K |
| 代理商： | M30240M5-XXXFP |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页当前第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页
86
Mitsubishi microcomputers
M30240 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Specifications REV. G
Specifications in this manual are tentative and subject to change
UART0 to UART2
Table 1.25:
Specifications of Clock synchronous serial I/O mode
Note 1: “n” denotes the value 0016 to FF16 that is set to the UART bit rate generator.
Note 2: The UARTi receive buffer has the next data written when an overrun error occurs. Note: the UARTi receive interrupt
request bit is set to “0”.
Item
Specification
Transfer data format
Transfer data length: 8 bits
Transfer clock
When internal clock is selected (bit 3 at addresses 03A016, 03A816, 037816 = “0”):
fi/2(n+1) (Note 1) fi = f1, f8, f32
When external clock is selected (bit 3 at addresses 03A016, 03A816, 037816 = “1”):
Input from CLKi pin (Maximum 5 Mbps.)
Transmission/reception
control
CTS function/RTS function/CTS, RTS function chosen to be invalid
Transmission start
condition
To start transmission, the following requirements must be met:
Transmit enable bit (bit 0 at addresses 03A516, 03AD16, 037D16) = “1”
Transmit buffer empty flag (bit 1 at addresses 03A516, 03AD16, 037D16) = “0”
When CTS function selected, CTS input level = “L”
Furthermore, if external clock is selected, the following requirements must also be met:
CLKi polarity select bit (bit 6 at addresses 03A416, 03AC16, 037C16) = “0”: CLKi input level = “H”
CLKi polarity select bit (bit 6 at addresses 03A416, 03AC16, 037C16) = “1”: CLKi input level = “L”
Reception start condition
To start reception, the following requirements must be met:
Receive enable bit (bit 2 at addresses 03A516, 03AD16, 037D16) = “1”
Transmit enable bit (bit 0 at addresses 03A516, 03AD16, 037D16) = “1”
Transmit buffer empty flag (bit 1 at addresses 03A516, 03AD16, 037D16) = “0”
Furthermore, if external clock is selected, the following requirements must also be met:
CLKi polarity select bit (bit 6 at addresses 03A416, 03AC16, 037C16) = “0”: CLKi input level = “H”
CLKi polarity select bit (bit 6 at addresses 03A416, 03AC16, 037C16) = “1”: CLKi input level = “L”
Interrupt request
generation timing
When transmitting
Transmit interrupt cause select bit (bits 0, 1 at address 03B016, bit 4 at address 037D16) = “0”:
Interrupts requested when data transfer from UARTi
Transmit interrupt cause select bit (bits 0, 1 at address 03B016, bit 4 at address 037D16) = “1”:
Interrupts requested when data transmission from
When receiving
Interrupt requested when the data transfer from the UARTi receive register to the UARTi receive
buffer register is complete.
Error detection
Overrun error (Note 2)
This error occurs when the next data is ready before contents of UARTi receive buffer is read.
Select function
CLK polarity selection
Whether transmit data is output/input at the rising edge or falling edge of the transfer clock can be
selected
LSB first/MSB first selection
Whether transmission/reception begins with bit 0 or bit 7 can be selected
Continuous receive mode selection
Reception is enabled simultaneously by a read from the receive buffer register
Transfer clock output from multiple pins selection (UART1)
UART1 transfer clock can be chosen by software to be output from one of the two pins set
Switching serial data logic (UART2)
Whether to reverse data in writing to the transmission buffer register or reading the reception buffer
register can be selected.
Switching serial data logic (UART2)
This function is reversing TxD port output and RxD port input. All I/O data level is reversed.
相关PDF资料 |
PDF描述 |
|---|---|
| M30240M6-XXXXFP | 16-BIT, MROM, 12 MHz, MICROCONTROLLER, PQFP80 |
| M30240ECFP | 16-BIT, OTPROM, 12 MHz, MICROCONTROLLER, PQFP80 |
| M30240M5-XXXXFP | 16-BIT, MROM, 12 MHz, MICROCONTROLLER, PQFP80 |
| M30240M6-XXXXFP | 16-BIT, OTPROM, MICROCONTROLLER, PQFP80 |
| M30240ECFP | 16-BIT, OTPROM, MICROCONTROLLER, PQFP80 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| M30240M6 | 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M30240M6-XXXFP | 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M30240M7 | 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M30240M7-XXXFP | 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M30240M8 | 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
发布紧急采购，3分钟左右您将得到回复。