- 您现在的位置：买卖IC网 > PDF目录69009 > M30240M5-XXXFP 16-BIT, MROM, 12 MHz, MICROCONTROLLER, PQFP80 PDF资料下载
参数资料
| 型号： | M30240M5-XXXFP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 16-BIT, MROM, 12 MHz, MICROCONTROLLER, PQFP80 |
| 封装： | 0.80 MM PITCH, PLASTIC, QFP-80 |
| 文件页数： | 136/139页 |
| 文件大小： | 1453K |
| 代理商： | M30240M5-XXXFP |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页当前第136页第137页第138页第139页
96
Mitsubishi microcomputers
M30240 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Specifications REV. G
Specifications in this manual are tentative and subject to change
UART0 to UART2
1.2.23.3 Clock-asynchronous serial I/O mode (compliant with the SIM interface)
The SIM interface is used for connecting the microcomputer with a memory card I/C or the like; adding
some extra settings in UART2 clock-asynchronous serial I/O mode allows the user to effect this func-
tion. Table 1.29 shows the specifications of clock-asynchronous serial I/O mode (compliant with the
SIM interface). Figure 1.92 shows the typical transmit/receive timing in UART mode.
Note 1: ‘n’ denotes the value 0016 to FF16 that is set to the UARTi bit rate generator.
Note 2: If an overrun error occurs, the UART2 receive buffer will have the next data written in. Also, the UARTi receive interrupt request bit
is not set to “1”.
Table 1.29:
Specifications of clock-asynchronous serial I/O mode (compliant with the SIM interface)
Item
Specification
Transfer data
format
Transfer data 8-bit UART mode (bit 2 through bit 0 of address 037816 = “1012”)
One stop bit (bit 4 of address 037816 = “0”)
With the direct format chosen
Set parity to “even” (bit 5 and bit 6 of address 037816 = “1” and “1” respectively)
Set data logic to “direct” (bit 6 of address 037D16 = “0”).
Set transfer format to LSB (bit 7 of address 037C16 = “0”).
With the inverse format chosen
Set parity to “odd” (bit 5 and bit 6 of address 037816 = “0” and “1” respectively)
Set data logic to “inverse” (bit 6 of address 037D16 = “1”)
Set transfer format to MSB (bit 7 of address 037C16 = “1”)
Transfer clock
With the internal clock chosen (bit 3 of address 037816 = “0”): fi / 16 (n + 1) (Note 1): fi=f1, f8, f32
Transmission /
reception control
Disable the CTS and RTS function (bit 4 of address 037C16 = “1”)
Other settings
The sleep mode select function is not available for UART2
Set transmission interrupt factor to “transmission completed” (bit 4 of address 037D16 = “1”)
Transmission start
condition
To start transmission, the following requirements must be met:
Transmit enable bit (bit 0 of address 037D16) = “1”
Transmit buffer empty flag (bit 1 of address 037D16) = “0”
Reception start
condition
To start reception, the following requirements must be met:
Reception enable bit (bit 2 of address 037D16) = “1”
Detection of a start bit
Interrupt request
generation timing
When transmitting
When data transmission from the UART2 transfer register is completed (bit 4 of address 037D16 = “1”)
When receiving
When data transfer from the UART2 receive register to the UART2 receive buffer register is completed
Error detection
Overrun error (see the specifications of clock-asynchronous serial I/O) (Note 3)
Framing error (see the specifications of clock-asynchronous serial I/O)
Parity error (see the specifications of clock-asynchronous serial I/O)
On the reception side, an “L” level is output from the TxD2 pin by use of the parity error signal output
function (bit 7 of address 037D16 = “1”) when a parity error is detected
On the transmission side, a parity error is detected by the level of input to the RxD2 pin when a
transmission interrupt occurs
The error sum flag (see the specifications of clock-asynchronous serial I/O)
相关PDF资料 |
PDF描述 |
|---|---|
| M30240M6-XXXXFP | 16-BIT, MROM, 12 MHz, MICROCONTROLLER, PQFP80 |
| M30240ECFP | 16-BIT, OTPROM, 12 MHz, MICROCONTROLLER, PQFP80 |
| M30240M5-XXXXFP | 16-BIT, MROM, 12 MHz, MICROCONTROLLER, PQFP80 |
| M30240M6-XXXXFP | 16-BIT, OTPROM, MICROCONTROLLER, PQFP80 |
| M30240ECFP | 16-BIT, OTPROM, MICROCONTROLLER, PQFP80 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| M30240M6 | 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M30240M6-XXXFP | 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M30240M7 | 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M30240M7-XXXFP | 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M30240M8 | 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
发布紧急采购，3分钟左右您将得到回复。