- 您现在的位置：买卖IC网 > PDF目录45223 > MC68HC05V7FN (MOTOROLA INC) 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQCC68 PDF资料下载
参数资料
| 型号： | MC68HC05V7FN |
| 厂商： | MOTOROLA INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQCC68 |
| 封装： | PLASTIC, LCC-68 |
| 文件页数： | 117/170页 |
| 文件大小： | 589K |
| 代理商： | MC68HC05V7FN |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页当前第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页第160页第161页第162页第163页第164页第165页第166页第167页第168页第169页第170页
MOTOROLA
SECTION 5: INTERRUPTS
Page 36
MC68HC05V7 Specification Rev. 1.0
5.5.1.4
IRQF - IRQ Interrupt Request
The IRQF flag bit indicates that an IRQ request is pending. Writing to the IRQF flag bit will
have no effect on it. The IRQF flag bit is cleared when the IRQ vector is fetched prior to the
service routine being entered. The IRQF flag bit can also be cleared by writing a logic one
to the IRQA acknowledge bit to clear the IRQ latch. In this way any additional IRQF flag bit
that is set while in the service routine can be ignored by clearing the IRQF flag bit before
exiting the service routine. If the additional IRQF flag bit is not cleared in the IRQ service
routine and the IRQE enable bit remains set, the CPU will re-enter the IRQ interrupt
sequence continuously until either the IRQF flag bit or the IRQE enable bit is clear. The IRQ
latch is cleared by reset. This flag can be set only when the IRQE enable is set.
5.5.1.5
IRQPCE - Port C IRQ Interrupt Enable
The IRQPCE bit controls whether the IRQPCF flag bit can or cannot initiate an IRQ interrupt
sequence. If the IRQPCE enable bit is set the IRQPCF flag bit can generate an interrupt
sequence. If the IRQPCE enable bit is cleared the IRQPCF flag bit cannot generate an
interrupt sequence. Reset clears the IRQPCE enable bit, thereby disabling Port C IRQ
interrupts. In addition, reset also sets the I-bit, which masks all interrupt sources. Execution
of the STOP or WAIT instructions does not effect the IRQPCE bit.
5.5.1.6
IRQPAE - Port A IRQ Interrupt Enable
The IRQPAE bit controls whether the IRQPAF flag bit can or cannot initiate an IRQ interrupt
sequence. If the IRQPAE enable bit is set the IRQPAF flag bit can generate an interrupt
sequence. If the IRQPAE enable bit is cleared the IRQPAF flag bit cannot generate an
interrupt sequence. Reset clears the IRQPAE enable bit, thereby disabling Port A IRQ
interrupts. In addition, reset also sets the I-bit, which masks all interrupt sources. Execution
of the STOP or WAIT instructions does not effect the IRQPAE bit.
NOTE:
The IRQPAE and IRQPCE mask bits must be set prior to entering STOP
or WAIT modes if Port IRQ interrupts are to be enabled.
5.5.1.7
IRQE - IRQ Interrupt Enable
The IRQE bit controls whether the IRQF flag bit can or cannot initiate an IRQ interrupt
sequence. If the IRQE enable bit is set the IRQF flag bit can generate an interrupt
sequence. If the IRQE enable bit is cleared the IRQF flag bit cannot bet set and therefor
cannot generate an interrupt sequence. Reset sets the IRQE enable bit, thereby enabling
IRQ interrupts once the I-bit is cleared. Execution of the STOP or WAIT instructions causes
the IRQE bit to be set in order to allow the external IRQ to exit these modes. In addition,
reset also sets the I-bit, which masks all interrupt sources.
5.5.2
External Interrupt Timing
If the interrupt mask bit (I bit) of the CCR is set, all maskable interrupts (internal and
external) are disabled. Clearing the I bit enables interrupts. The interrupt request is latched
immediately following the falling edge of the IRQ source. It is then synchronized internally
相关PDF资料 |
PDF描述 |
|---|---|
| MC68HC05V7CB | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP56 |
| MC68HC05V7CFU | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQFP64 |
| MC68HC05X16FU | 8-BIT, MROM, MICROCONTROLLER, PQFP64 |
| MC68HC705X32FU | 8-BIT, OTPROM, MICROCONTROLLER, PQFP64 |
| MC68HC05X16MFU | 8-BIT, MROM, MICROCONTROLLER, PQFP64 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC68HC05X16 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:High-density complementary metal oxide semiconductor HCMOS) microcontroller unit |
| MC68HC05X32 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:High-density complementary metal oxide semiconductor HCMOS) microcontroller unit |
| MC68HC05X4 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:HCMOS Microcontroller Unit |
| MC68HC05X4CDW | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:HCMOS Microcontroller Unit |
| MC68HC05X4DW | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:HCMOS Microcontroller Unit |
发布紧急采购，3分钟左右您将得到回复。