- 您现在的位置：买卖IC网 > PDF目录45223 > MC68HC05V7FN (MOTOROLA INC) 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQCC68 PDF资料下载
参数资料
| 型号： | MC68HC05V7FN |
| 厂商： | MOTOROLA INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQCC68 |
| 封装： | PLASTIC, LCC-68 |
| 文件页数： | 89/170页 |
| 文件大小： | 589K |
| 代理商： | MC68HC05V7FN |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页当前第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页第160页第161页第162页第163页第164页第165页第166页第167页第168页第169页第170页
SECTION 1: GENERAL DESCRIPTION
MOTOROLA
Page 11
MC68HC05V7 Specification Rev. 1.0
1.5.7.3
External Clock
An external clock from another CMOS-compatible device can be connected to the OSC1
input. The OSC2 pin should be left unconnected, as shown in Figure 1-7(b).
1.5.8
RESET
This pin can be used as an input to reset the MCU to a known start-up state by pulling it to
the low state. The RESET pin contains an internal Schmitt trigger to improve its noise
immunity as an input. The RESET pin has an internal pulldown device that pulls the RESET
pin low when there is an internal COP Watchdog reset, POR, illegal address reset, a
disabled STOP instruction reset, or an internal low voltage reset. Refer to SECTION 6
1.5.9
IRQ (MASKABLE INTERRUPT REQUEST)
This input pin drives the asynchronous IRQ interrupt function of the CPU. The IRQ interrupt
function has a mask option to select either negative edge-sensitive triggering or both
negative edge-sensitive and low level-sensitive triggering. The IRQ input requires an
external resistor to V
DD for “wire-OR” operation, if desired. If the IRQ pin is not used, it must
be tied to the VDD supply. The IRQ pin contains an internal Schmitt trigger as part of its input
to improve noise immunity. Each of the PA0 thru PA7 and PC0 thru PC7 I/O pins may be
connected as an OR function with the IRQ interrupt function. This capability allows
keyboard scan applications where the transitions on the I/O pins will behave the same as
the IRQ pin. The edge or level sensitivity selected by a mask option for the IRQ pin does
not apply to the I/O pin interrupt. The I/O pin interrupt is always negative edge sensitive.
See SECTION 5 INTERRUPTS for more details on the interrupts.
1.5.10
PA0-PA7
These eight I/O lines comprise Port A. The state of any pin is software programmable and
all Port A lines are configured as inputs during power-on or reset. All eight pins are
connected via an internal gate to the IRQ interrupt function. When the IRQ interrupt function
is enabled, all the Port A pins will act as negative edge sensitive IRQ sources. See
SECTION 9 PARALLEL I/O for more details on the I/O ports.
1.5.11
PB0-PB5, PB6/TCMP, PB7/TCAP
These eight I/O lines comprise Port B. The state of any pin is software programmable and
all Port B lines are configured as inputs during power-on or reset. See SECTION 9
PARALLEL I/O for more details on the I/O ports. PB6 and PB7 are also shared with timer
functions. The TCAP pin controls the input capture feature for the on-chip 16-bit timer. The
TCMP pin provides an output for the output compare feature of the on-chip 16-bit timer. See
SECTION 11 16-BIT TIMER for more details on the operation of the timer subsystem.
1.5.12
PC0-PC7
These eight I/O lines comprise Port C. The state of any pin is software programmable and
all Port C lines are configured as inputs during power-on or reset. All eight pins are
connected via an internal gate to the IRQ interrupt function. When the IRQ interrupt function
相关PDF资料 |
PDF描述 |
|---|---|
| MC68HC05V7CB | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP56 |
| MC68HC05V7CFU | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQFP64 |
| MC68HC05X16FU | 8-BIT, MROM, MICROCONTROLLER, PQFP64 |
| MC68HC705X32FU | 8-BIT, OTPROM, MICROCONTROLLER, PQFP64 |
| MC68HC05X16MFU | 8-BIT, MROM, MICROCONTROLLER, PQFP64 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC68HC05X16 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:High-density complementary metal oxide semiconductor HCMOS) microcontroller unit |
| MC68HC05X32 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:High-density complementary metal oxide semiconductor HCMOS) microcontroller unit |
| MC68HC05X4 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:HCMOS Microcontroller Unit |
| MC68HC05X4CDW | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:HCMOS Microcontroller Unit |
| MC68HC05X4DW | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:HCMOS Microcontroller Unit |
发布紧急采购，3分钟左右您将得到回复。