- 您现在的位置：买卖IC网 > PDF目录45223 > MC68HC05V7FN (MOTOROLA INC) 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQCC68 PDF资料下载
参数资料
| 型号： | MC68HC05V7FN |
| 厂商： | MOTOROLA INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQCC68 |
| 封装： | PLASTIC, LCC-68 |
| 文件页数： | 50/170页 |
| 文件大小： | 589K |
| 代理商： | MC68HC05V7FN |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页当前第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页第160页第161页第162页第163页第164页第165页第166页第167页第168页第169页第170页
SECTION 15: MESSAGE DATA LINK CONTROLLER
MOTOROLA
Page 129
MC68HC05V7 Specification Rev. 1.0
register. If in Block mode (RXBM bit set by MCU in MCR register) the MCU should treat the
received bytes as part of an in-progress message until the MDLC clears the RXBM bit.
Once the received data bytes of interest to the CPU have been analyzed, the MCU must
write any quantity to the MRSR register to free it for the next received message.
15.7.4
RECEIVING A MESSAGE IN BLOCK MODE
Although not a part of the SAE J1850 protocol, the MDLC does allow for a special ’Block
mode’ of operation for the receiver only. The MDLC cannot transmit Block mode messages.
As far as the MDLC is concerned, a Block mode message is simply a long J1850 frame that
contains an indefinite number of data bytes. All of the other features of the frame remain
the same, including the SOF, CRC and EOD symbols.
Another node wishing to send a Block mode transmission must first inform all other nodes
on the network that this is about to happen. This is usually accomplished by sending a
special predefined message. MDLC nodes wishing to receive the message should set the
Receive Block Mode (RXBM) bits in the MDLC Control Register (MCR).
Since the MDLC only has a finite amount of received data buffering available, the
programmer must ensure that received data is moved from the Rx Buffers to the application
memory throughout the duration of the Block mode message. The MDLC aids the user by
utilizing both Rx Buffers to buffer the arriving data bytes in Block mode. As soon as one Rx
Buffer fills, the incoming data ’spills over’ into the second Rx Buffer, the Received Message
Successfully (RXMS) bit in the MDLC Status Register (MSR) will be set and a CPU interrupt
request is generated, signalling to the user that an Rx Buffer must be emptied and "given
back" in the same manner as explained for receiving normal messages. This alternate
filling of Rx Buffers gives plenty of time for one Rx Buffer to be emptied by the user, while
the other one is being filled by the MDLC.
The Rx Buffers will continue to be alternately filled and emptied until an EOD symbol, or
error, is detected. Throughout the reception of the Block mode message, the MDLC will
calculate a running CRC. When an EOD symbol is finally detected, the CRC will be
checked and, if correct, the Received Message Successfully (RXMS) bit in the MDLC
Status Register (MSR) will be set, the RXBM bit will be cleared and a CPU interrupt request
will be generated.
Should the second Rx Buffer ever fill, then it will attempt to spill over into the first Rx Buffer
which (hopefully) has been emptied in time. If not, an overflow condition is detected, both
Rx Buffer pointers are reset (discarding the data currently held in the Rx Buffers), the
RXBM bit will be cleared, and the MDLC will silently wait for the next normal J1850
message to be received. Any other errors detected during the reception of a Block mode
message (for example, invalid symbols) will result in these same actions.
MDLC nodes not wishing to receive a Block mode message can leave the RXBM bit clear,
causing all Block mode messages to be completely ignored. The next normal J1850
message to appear on the bus will be automatically received as long as it contains no
errors.
相关PDF资料 |
PDF描述 |
|---|---|
| MC68HC05V7CB | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP56 |
| MC68HC05V7CFU | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQFP64 |
| MC68HC05X16FU | 8-BIT, MROM, MICROCONTROLLER, PQFP64 |
| MC68HC705X32FU | 8-BIT, OTPROM, MICROCONTROLLER, PQFP64 |
| MC68HC05X16MFU | 8-BIT, MROM, MICROCONTROLLER, PQFP64 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC68HC05X16 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:High-density complementary metal oxide semiconductor HCMOS) microcontroller unit |
| MC68HC05X32 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:High-density complementary metal oxide semiconductor HCMOS) microcontroller unit |
| MC68HC05X4 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:HCMOS Microcontroller Unit |
| MC68HC05X4CDW | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:HCMOS Microcontroller Unit |
| MC68HC05X4DW | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:HCMOS Microcontroller Unit |
发布紧急采购，3分钟左右您将得到回复。