参数资料
型号: MC68HC05V7FN
厂商: MOTOROLA INC
元件分类: 微控制器/微处理器
英文描述: 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQCC68
封装: PLASTIC, LCC-68
文件页数: 17/170页
文件大小: 589K
代理商: MC68HC05V7FN
SECTION 15: MESSAGE DATA LINK CONTROLLER
MOTOROLA
Page 99
MC68HC05V7 Specification Rev. 1.0
15.2.3
MDLC STATUS REGISTER (MSR) $0F
This register indicates the transmit and receive status of the MDLC.
All bits may be read in all modes of MCU operation.
Bits 0,1, 4, 5, 6, and 7 will always read as zeros and can never be written to.
Bits 2 and 3 are reflective of CPU interrupt request signals and are asserted as long as their
respective CPU interrupt request is pending. Neither bit is affected by CPU interrupt
requests generated when the MDLC ’wakes up’ from MDLC Stop or MDLC Wait mode.
All writes to this register are ignored in all modes of MCU operation.
15.2.3.1
TXMS - Transmitted Message Successfully
When set this bit indicates that the Tx Buffer contents have been sent successfully.
An access of the Tx Control Register (MTCR) will clear this bit.
15.2.3.2
RXMS - Received Message Successfully
When set, this bit indicates that one of the Rx Buffers contains a new message.
This bit can only be cleared if both Rx Buffers are empty. If only one message has been
received into an Rx Buffer by the MDLC, any access (read or write) of the MDLC Rx Status
Register (MRSR) will clear the RXMS bit.
If a second message is received after the RXMS bit has been cleared by the CPU as it is
retrieving the first message, the RXMS bit will immediately be set again, and will remain set
until the MRSR is accessed once the last message received is made available to the CPU.
If both Rx Buffers contain a received message, the RXMS bit will simply remain set until the
MRSR register is accessed once the last message received is made available to the CPU.
15.2.3.3
TXMS and RXMS Interrupts
If either the TXMS or the RXMS bit is set, and if interrupts are enabled, an interrupt request
will be made to the CPU. The interrupt service routine may poll these bits to establish the
cause of the interrupt. The mechanism for clearing each of these bits will also clear the
associated CPU interrupt request.
Alternatively, if interrupts are disabled, the CPU may poll these bits periodically to see if a
change in status has occurred.
Figure 15-4:
MDLC Status Register (MSR)
Bit 0
Bit 1
Bit 2
Bit 3
Bit 4
Bit 5
Bit 6
Bit 7
0
RXMS
TXMS
0
RESET
00000000
相关PDF资料
PDF描述
MC68HC05V7CB 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP56
MC68HC05V7CFU 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQFP64
MC68HC05X16FU 8-BIT, MROM, MICROCONTROLLER, PQFP64
MC68HC705X32FU 8-BIT, OTPROM, MICROCONTROLLER, PQFP64
MC68HC05X16MFU 8-BIT, MROM, MICROCONTROLLER, PQFP64
相关代理商/技术参数
参数描述
MC68HC05X16 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:High-density complementary metal oxide semiconductor HCMOS) microcontroller unit
MC68HC05X32 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:High-density complementary metal oxide semiconductor HCMOS) microcontroller unit
MC68HC05X4 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:HCMOS Microcontroller Unit
MC68HC05X4CDW 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:HCMOS Microcontroller Unit
MC68HC05X4DW 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:HCMOS Microcontroller Unit