- 您现在的位置：买卖IC网 > PDF目录45223 > MC68HC05V7FN (MOTOROLA INC) 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQCC68 PDF资料下载
参数资料
| 型号： | MC68HC05V7FN |
| 厂商： | MOTOROLA INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQCC68 |
| 封装： | PLASTIC, LCC-68 |
| 文件页数： | 49/170页 |
| 文件大小： | 589K |
| 代理商： | MC68HC05V7FN |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页当前第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页第160页第161页第162页第163页第164页第165页第166页第167页第168页第169页第170页
MOTOROLA
SECTION 15: MESSAGE DATA LINK CONTROLLER
Page 128
MC68HC05V7 Specification Rev. 1.0
impedance construction, with regard to high frequencies, and placed as close as is
physically possible to the supply pins of the MDLC. See Motorola application note
Designing for EMC with HCMOS Microcontrollers (AN1050) for more help on this matter.
15.7
MDLC APPLICATION NOTES
15.7.1
INITIALIZATION
The MCU will first write to the MDLC Control Register (MCR). This byte should configure
the rate select bits to configure the MUX Interface clock to its nominal value, and set the
Interrupt Enable bit if desired.
15.7.2
TRANSMITTING A MESSAGE
The MDLC is ready for loading of a new message for transmission when the TXMS bit in
the MDLC Status Register (MSR) is set to a 1, or had been set but was cleared by a
subsequent access of the MDLC Transmit Control Register (MTCR). The MCU will first load
bytes for transmission into the Tx Buffer. Once the data bytes have been loaded, the MCU
will then write the transmit count to the MTCR register. This will command the MDLC to
begin transmission on the J1850 bus at the next idle bus period. The MDLC will
automatically calculate and append a CRC to the last byte of the transmitted message.
If the IE bit was set in the MCR register an interrupt request will be generated for the receipt
of this message from the J1850 bus. The MCU should clear the interrupt by an access (read
or write) to the MTCR register. The TXMS and RXMS bits in the MSR register will be set
by the MDLC upon reception of this message. The TXMS bit is cleared by any access (read
or write) of the MTCR register. The RXMS bit is cleared by any access (read or write) of the
MDLC Receive Status Register (MRSR). The MDLC is now available to transmit another
message.
A transmitting node should verify the correct transmission of its message by waiting for the
Transmit Message Successful (TXMS) bit to be set in the MSR register. The only way to
check for incorrect transmission of a message is for the MCU to provide a time-out if the
TXMS bit is not set in a certain length of time. This is the only way to detect the
unsuccessful transmission of a message, because any received message with errors is
neither stored nor indicated as received in error by the MDLC.
15.7.3
RECEIVING A MESSAGE
When a complete message is received by the MDLC error-free from the SAE J1850 bus,
the RXMS bit in the MSR will be set. In addition, if the IE bit in the MCR is set, a CPU
interrupt request will be generated. The RXMS bit and the CPU interrupt are cleared by an
access (read or write) of the MRSR register, unless a second message has also been
received from the SAE J1850 bus and is waiting to be retrieved.
The MCU may extract received message bytes from the MDLC by reading successive Rx
Buffer locations beginning at the lowest address location of the Rx Buffer. The received
message bytes can be accessed any number of times, in any order, by the CPU. The CPU
can determine the number of bytes to read by the Receive Count indicated in the MRSR
相关PDF资料 |
PDF描述 |
|---|---|
| MC68HC05V7CB | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP56 |
| MC68HC05V7CFU | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQFP64 |
| MC68HC05X16FU | 8-BIT, MROM, MICROCONTROLLER, PQFP64 |
| MC68HC705X32FU | 8-BIT, OTPROM, MICROCONTROLLER, PQFP64 |
| MC68HC05X16MFU | 8-BIT, MROM, MICROCONTROLLER, PQFP64 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC68HC05X16 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:High-density complementary metal oxide semiconductor HCMOS) microcontroller unit |
| MC68HC05X32 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:High-density complementary metal oxide semiconductor HCMOS) microcontroller unit |
| MC68HC05X4 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:HCMOS Microcontroller Unit |
| MC68HC05X4CDW | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:HCMOS Microcontroller Unit |
| MC68HC05X4DW | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:HCMOS Microcontroller Unit |
发布紧急采购，3分钟左右您将得到回复。