- 您现在的位置：买卖IC网 > PDF目录45323 > MP80C31-12D (ATMEL CORP) 8-BIT, 12 MHz, MICROCONTROLLER, PDIP40 PDF资料下载
参数资料
| 型号： | MP80C31-12D |
| 厂商： | ATMEL CORP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, 12 MHz, MICROCONTROLLER, PDIP40 |
| 封装： | PLASTIC, DIP-40 |
| 文件页数： | 120/170页 |
| 文件大小： | 4133K |
| 代理商： | MP80C31-12D |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页当前第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页第160页第161页第162页第163页第164页第165页第166页第167页第168页第169页第170页
53
ATtiny4/5/9/10 [DATASHEET]
8127F–AVR–02/2013
A simplified block diagram of the 16-bit Timer/Counter is shown in Figure 11-1 on page 52. For actual placement of
I/O pins, refer to “Pinout of ATtiny4/5/9/10” on page 2. CPU accessible I/O Registers, including I/O bits and I/O
pins, are shown in bold. The device-specific I/O Register and bit locations are listed in the “Register Description” on
Most register and bit references in this section are written in general form. A lower case “n” replaces the
Timer/Counter number, and a lower case “x” replaces the Output Compare unit channel. However, when using the
register or bit defines in a program, the precise form must be used, i.e., TCNT0 for accessing Timer/Counter0
counter value and so on.
11.2.1
Registers
The Timer/Counter (TCNT0), Output Compare Registers (OCR0A/B), and Input Capture Register (ICR0) are all
16-bit registers. Special procedures must be followed when accessing the 16-bit registers. These procedures are
described in the section “Accessing 16-bit Registers” on page 70. The Timer/Counter Control Registers
(TCCR0A/B) are 8-bit registers and have no CPU access restrictions. Interrupt requests (abbreviated to Int.Req. in
the figure) signals are all visible in the Timer Interrupt Flag Register (TIFR). All interrupts are individually masked
with the Timer Interrupt Mask Register (TIMSK). TIFR and TIMSK are not shown in the figure.
The Timer/Counter can be clocked internally, via the prescaler, or by an external clock source on the T0 pin. The
Clock Select logic block controls which clock source and edge the Timer/Counter uses to increment (or decrement)
its value. The Timer/Counter is inactive when no clock source is selected. The output from the Clock Select logic is
referred to as the timer clock (clkT0).
The double buffered Output Compare Registers (OCR0A/B) are compared with the Timer/Counter value at all time.
The result of the compare can be used by the Waveform Generator to generate a PWM or variable frequency out-
put on the Output Compare pin (OC0A/B). See “Output Compare Units” on page 58. The compare match event will
also set the Compare Match Flag (OCF0A/B) which can be used to generate an Output Compare interrupt request.
The Input Capture Register can capture the Timer/Counter value at a given external (edge triggered) event on
either the Input Capture pin (ICP0) or on the Analog Comparator pins (See “Analog Comparator” on page 80). The
Input Capture unit includes a digital filtering unit (Noise Canceler) for reducing the chance of capturing noise
spikes.
The TOP value, or maximum Timer/Counter value, can in some modes of operation be defined by either the
OCR0A Register, the ICR0 Register, or by a set of fixed values. When using OCR0A as TOP value in a PWM
mode, the OCR0A Register can not be used for generating a PWM output. However, the TOP value will in this
case be double buffered allowing the TOP value to be changed in run time. If a fixed TOP value is required, the
ICR0 Register can be used as an alternative, freeing the OCR0A to be used as PWM output.
11.2.2
Definitions
The following definitions are used extensively throughout the section:
Table 11-1.
Definitions
Constant
Description
BOTTOM
The counter reaches BOTTOM when it becomes 0x00
MAX
The counter reaches its MAXimum when it becomes 0xFF (decimal 255)
TOP
The counter reaches the TOP when it becomes equal to the highest value in the count
sequence. The TOP value can be assigned to be the fixed value 0xFF (MAX) or the
value stored in the OCR0A Register. The assignment depends on the mode of operation
相关PDF资料 |
PDF描述 |
|---|---|
| MF280C51-20R | 8-BIT, MROM, 20 MHz, MICROCONTROLLER, PQFP44 |
| MS80C51-30R | 8-BIT, MROM, 30 MHz, MICROCONTROLLER, PQCC44 |
| MS80C51-20D | 8-BIT, MROM, 20 MHz, MICROCONTROLLER, PQCC44 |
| MF280C31-25R | 8-BIT, 25 MHz, MICROCONTROLLER, PQFP44 |
| MF180C31-16D | 8-BIT, 16 MHz, MICROCONTROLLER, PQFP44 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MP81 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:BRIDGE RECTIFIERS |
| MP810 | 制造商:GOOD-ARK 制造商全称:GOOD-ARK Electronics 功能描述:SILICON BRIDGE RECTIFIERS |
| MP-810 | 制造商:JAMECO BENCHPRO 功能描述:4-Piece Plier/Cutter/Screwdrivers Set |
| MP8100 | 制造商:MPS 制造商全称:Monolithic Power Systems 功能描述:Precision High-Side Current-Sense Amplifier |
| MP8100DS | 制造商:MPS 制造商全称:Monolithic Power Systems 功能描述:Precision High-Side Current-Sense Amplifier |
发布紧急采购，3分钟左右您将得到回复。