参数资料
型号: MP80C31-12D
厂商: ATMEL CORP
元件分类: 微控制器/微处理器
英文描述: 8-BIT, 12 MHz, MICROCONTROLLER, PDIP40
封装: PLASTIC, DIP-40
文件页数: 151/170页
文件大小: 4133K
代理商: MP80C31-12D
81
ATtiny4/5/9/10 [DATASHEET]
8127F–AVR–02/2013
Bit 4 – ACI: Analog Comparator Interrupt Flag
This bit is set by hardware when a comparator output event triggers the interrupt mode defined by ACIS1 and
ACIS0. The analog comparator interrupt routine is executed if the ACIE bit is set and the I-bit in SREG is set. ACI
is cleared by hardware when executing the corresponding interrupt handling vector. Alternatively, ACI is cleared by
writing a logic one to the flag.
Bit 3 – ACIE: Analog Comparator Interrupt Enable
When the ACIE bit is written logic one, the Analog Comparator interrupt request is enabled. When written logic
zero, the interrupt request is disabled.
Bit 2 – ACIC: Analog Comparator Input Capture Enable
When set, this bit enables the input capture function in Timer/Counter0 to be triggered by the analog comparator.
In this case, the comparator output is directly connected to the input capture front-end logic, using the noise can-
celer and edge select features of the Timer/Counter0 input capture interrupt. To make the comparator trigger the
Timer/Counter0 input capture interrupt, the ICIE0 bit in “TIMSK0 – Timer/Counter Interrupt Mask Register 0” must
be set.
When this bit is cleared, no connection between the analog comparator and the input capture function exists.
Bits 1:0 – ACIS1, ACIS0: Analog Comparator Interrupt Mode Select
These bits determine which comparator events that trigger the analog comparator interrupt. The different settings
are shown in Table 12-1.
When changing the ACIS1/ACIS0 bits, the analog comparator Interrupt must be disabled by clearing its Interrupt
Enable bit in “ACSR – Analog Comparator Control and Status Register”. Otherwise an interrupt can occur when
the bits are changed.
12.1.2
DIDR0 – Digital Input Disable Register 0
Bits 1:0 – ADC1D, ADC0D: Digital Input Disable
When this bit is set, the digital input buffer on pin AIN1 (ADC1) / AIN0 (ADC0) is disabled and the corresponding
PIN register bit will read as zero. When used as an analog input but not required as a digital input the power con-
sumption in the digital input buffer can be reduced by writing this bit to logic one.
Table 12-1.
Selecting Source for Analog Comparator Interrupt.
ACIS1
ACIS0
Interrupt Mode
0
Comparator Interrupt on Output Toggle.
01
Reserved
1
0
Comparator Interrupt on Falling Output Edge.
1
Comparator Interrupt on Rising Output Edge.
Bit
765
4321
0
ADC3D
ADC2D
ADC1D
ADC0D
DIDR0
Read/Write
R
R/W
Initial Value
000
0000
0
相关PDF资料
PDF描述
MF280C51-20R 8-BIT, MROM, 20 MHz, MICROCONTROLLER, PQFP44
MS80C51-30R 8-BIT, MROM, 30 MHz, MICROCONTROLLER, PQCC44
MS80C51-20D 8-BIT, MROM, 20 MHz, MICROCONTROLLER, PQCC44
MF280C31-25R 8-BIT, 25 MHz, MICROCONTROLLER, PQFP44
MF180C31-16D 8-BIT, 16 MHz, MICROCONTROLLER, PQFP44
相关代理商/技术参数
参数描述
MP81 制造商:未知厂家 制造商全称:未知厂家 功能描述:BRIDGE RECTIFIERS
MP810 制造商:GOOD-ARK 制造商全称:GOOD-ARK Electronics 功能描述:SILICON BRIDGE RECTIFIERS
MP-810 制造商:JAMECO BENCHPRO 功能描述:4-Piece Plier/Cutter/Screwdrivers Set
MP8100 制造商:MPS 制造商全称:Monolithic Power Systems 功能描述:Precision High-Side Current-Sense Amplifier
MP8100DS 制造商:MPS 制造商全称:Monolithic Power Systems 功能描述:Precision High-Side Current-Sense Amplifier