参数资料
型号: MP80C31-12D
厂商: ATMEL CORP
元件分类: 微控制器/微处理器
英文描述: 8-BIT, 12 MHz, MICROCONTROLLER, PDIP40
封装: PLASTIC, DIP-40
文件页数: 24/170页
文件大小: 4133K
代理商: MP80C31-12D
12
ATtiny4/5/9/10 [DATASHEET]
8127F–AVR–02/2013
4.8.2
SPH and SPL — Stack Pointer Register
4.8.3
SREG – Status Register
Bit 7 – I: Global Interrupt Enable
The Global Interrupt Enable bit must be set for the interrupts to be enabled. The individual interrupt enable control
is then performed in separate control registers. If the Global Interrupt Enable Register is cleared, none of the inter-
rupts are enabled independent of the individual interrupt enable settings. The I-bit is cleared by hardware after an
interrupt has occurred, and is set by the RETI instruction to enable subsequent interrupts. The I-bit can also be set
and cleared by the application with the SEI and CLI instructions, as described in the document “AVR Instruction
Bit 6 – T: Bit Copy Storage
The Bit Copy instructions BLD (Bit LoaD) and BST (Bit STore) use the T-bit as source or destination for the oper-
ated bit. A bit from a register in the Register File can be copied into T by the BST instruction, and a bit in T can be
copied into a bit in a register in the Register File by the BLD instruction.
Bit 5 – H: Half Carry Flag
The Half Carry Flag H indicates a Half Carry in some arithmetic operations. Half Carry is useful in BCD arithmetic.
See document “AVR Instruction Set” and section “Instruction Set Summary” on page 150 for detailed information.
Bit 4 – S: Sign Bit, S = N
V
The S-bit is always an exclusive or between the Negative Flag N and the Two’s Complement Overflow Flag V. See
document “AVR Instruction Set” and section “Instruction Set Summary” on page 150 for detailed information.
Bit 3 – V: Two’s Complement Overflow Flag
The Two’s Complement Overflow Flag V supports two’s complement arithmetics. See document “AVR Instruction
Set” and section “Instruction Set Summary” on page 150 for detailed information.
Bit 2 – N: Negative Flag
The Negative Flag N indicates a negative result in an arithmetic or logic operation. See document “AVR Instruction
Set” and section “Instruction Set Summary” on page 150 for detailed information.
Bit 1 – Z: Zero Flag
The Zero Flag Z indicates a zero result in an arithmetic or logic operation. See document “AVR Instruction Set” and
section “Instruction Set Summary” on page 150 for detailed information.
Bit
151413121110
9
8
SP15
SP14
SP13
SP12
SP11
SP10
SP9
SP8
SPH
SP7
SP6
SP5
SP4
SP3
SP2
SP1
SP0
SPL
765
43210
Read/Write
R/W
Read/Write
R/W
Initial Value
RAMEND
Initial Value
RAMEND
Bit
7
6
5432
10
I
T
H
S
V
N
Z
C
SREG
Read/Write
R/W
Initial Value
0
0000
00
相关PDF资料
PDF描述
MF280C51-20R 8-BIT, MROM, 20 MHz, MICROCONTROLLER, PQFP44
MS80C51-30R 8-BIT, MROM, 30 MHz, MICROCONTROLLER, PQCC44
MS80C51-20D 8-BIT, MROM, 20 MHz, MICROCONTROLLER, PQCC44
MF280C31-25R 8-BIT, 25 MHz, MICROCONTROLLER, PQFP44
MF180C31-16D 8-BIT, 16 MHz, MICROCONTROLLER, PQFP44
相关代理商/技术参数
参数描述
MP81 制造商:未知厂家 制造商全称:未知厂家 功能描述:BRIDGE RECTIFIERS
MP810 制造商:GOOD-ARK 制造商全称:GOOD-ARK Electronics 功能描述:SILICON BRIDGE RECTIFIERS
MP-810 制造商:JAMECO BENCHPRO 功能描述:4-Piece Plier/Cutter/Screwdrivers Set
MP8100 制造商:MPS 制造商全称:Monolithic Power Systems 功能描述:Precision High-Side Current-Sense Amplifier
MP8100DS 制造商:MPS 制造商全称:Monolithic Power Systems 功能描述:Precision High-Side Current-Sense Amplifier