参数资料
型号: MT46H128M32L4MA-54:A
元件分类: DRAM
英文描述: 128M X 32 DDR DRAM, 5 ns, PBGA168
封装: 12 X 12 MM, GREEN, PLASTIC, WFBGA-168
文件页数: 46/106页
文件大小: 3431K
Commands
A quick reference for available commands is provided in Table 16 and Table 17
(page 45), followed by a written description of each command. Three additional truth
commands and current/next state information.
Table 16: Truth Table – Commands
CKE is HIGH for all commands shown except SELF REFRESH and DEEP POWER-DOWN; all states and sequences not shown
are reserved and/or illegal
Name (Function)
CS#
RAS#
CAS#
WE#
Address
Notes
DESELECT (NOP)
H
X
NO OPERATION (NOP)
L
H
X
ACTIVE (select bank and activate row)
L
H
Bank/row
READ (select bank and column, and start READ burst)
L
H
L
H
Bank/column
WRITE (select bank and column, and start WRITE burst)
L
H
L
Bank/column
BURST TERMINATE or DEEP POWER-DOWN (enter deep
power-down mode)
L
H
L
X
PRECHARGE (deactivate row in bank or banks)
L
H
L
Code
AUTO REFRESH (refresh all or single bank) or SELF RE-
FRESH (enter self refresh mode)
L
H
X
LOAD MODE REGISTER
L
Op-code
Notes: 1. DESELECT and NOP are functionally interchangeable.
2. BA0–BA1 provide bank address and A[0:I] provide row address (where I = the most signif-
icant address bit for each configuration).
3. BA0–BA1 provide bank address; A[0:I] provide column address (where I = the most signif-
icant address bit for each configuration); A10 HIGH enables the auto precharge feature
(nonpersistent); A10 LOW disables the auto precharge feature.
4. Applies only to READ bursts with auto precharge disabled; this command is undefined
and should not be used for READ bursts with auto precharge enabled and for WRITE bursts.
5. This command is a BURST TERMINATE if CKE is HIGH and DEEP POWER-DOWN if CKE is
LOW.
6. A10 LOW: BA0–BA1 determine which bank is precharged.
A10 HIGH: all banks are precharged and BA0–BA1 are “Don’t Care.”
7. This command is AUTO REFRESH if CKE is HIGH, SELF REFRESH if CKE is LOW.
8. Internal refresh counter controls row addressing; in self refresh mode all inputs and I/Os
are “Don’t Care” except for CKE.
9. BA0–BA1 select the standard mode register, extended mode register, or status register.
2Gb: x16, x32 Mobile LPDDR SDRAM
Commands
PDF: 09005aef83a73286
2gb_ddr_mobile_sdram_t69m.pdf - Rev. M 11/10 EN
44
Micron Technology, Inc. reserves the right to change products or specifications without notice.
2009 Micron Technology, Inc. All rights reserved.
相关PDF资料
PDF描述
MT46H128M32LFCM-5AT:A 128M X 32 DDR DRAM, 5 ns, PBGA90
MT46H128M32LFCM-5IT:A 128M X 32 DDR DRAM, 5 ns, PBGA90
MT46V128M4FN-75E:C 128M X 4 DDR DRAM, 0.75 ns, PBGA60
MT46V128M4P-75L:C 128M X 4 DDR DRAM, 0.75 ns, PDSO66
MT46V128M4P-75ZLIT:C 128M X 4 DDR DRAM, 0.75 ns, PDSO66
相关代理商/技术参数
参数描述
MT46H16M16 制造商:MICRON 制造商全称:Micron Technology 功能描述:Mobile Double Data Rate (DDR) SDRAM
MT46H16M16LF 制造商:MICRON 制造商全称:Micron Technology 功能描述:Mobile Double Data Rate (DDR) SDRAM