- 您现在的位置：买卖IC网 > PDF目录385639 > MT49H16M16FM (Micron Technology, Inc.) REDUCED LATENCY DRAM RLDRAM PDF资料下载
参数资料
| 型号： | MT49H16M16FM |
| 厂商： | Micron Technology, Inc. |
| 英文描述： | REDUCED LATENCY DRAM RLDRAM |
| 中文描述： | 低延迟DRAM延迟DRAM |
| 文件页数： | 4/43页 |
| 文件大小： | 652K |
| 代理商： | MT49H16M16FM |
第1页第2页第3页当前第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页
4
256: x16, x32 RLDRAM
MT49H8M32_3.p65 – Rev. 3, Pub. 6/02
Micron Technology, Inc., reserves the right to change products or specifications without notice.
2002, Micron Technology, Inc.
ADVANCE
256Mb: x16, x32
2.5V V
EXT
, 1.8V V
DD
, 1.8V V
DD
Q, RLDRAM
TABLE OF CONTENTS
General Description .......................................................
Power-Up Initialization ...................................................
Functional Block Diagram, 8 Meg x 32................
Power-Down ...................................................................
Functional Block Diagram, 16 Meg x 16 .............
8 Meg x 32 Ball Assignment (Top View)
144-Ball T-FBGA ...............................................
16 Meg x 16 PIN Assignment (Top View)
144-Ball T-FBGA ...............................................
Ball Descriptions ....................................................
Ball Descriptions (continued)................................
Truth Table 1 ..........................................................
Programming Description..............................................
RLDRAM Programming Table ..............................
Mode Register Description ............................................ 10
Mode Register Command Table........................... 10
IEEE 1149.1 Serial Boundary Scan (JTAG) ................ 11
Disabling the JTAG Feature .......................................... 11
Figure 1, TAP Controller State Diagram .............. 11
Test Access Port (TAP).................................................. 11
Test Clock (TCK)........................................................ 11
Test MODE SELECT (TMS)...................................... 11
Test Data-In (TDI) ...................................................... 11
Test Data-Out (TDO) ................................................. 12
Performing a TAP Reset ........................................... 12
TAP Registers ............................................................ 12
Instruction Register.................................................... 12
Figure 2, TAP Controller Block Diagram ............. 12
Bypass Register ......................................................... 12
Boundary Scan Register ........................................... 12
Identification (ID) Register ........................................ 13
TAP Instruction Set ........................................................ 13
Overview ..................................................................... 13
Extest .......................................................................... 13
Idcode ......................................................................... 13
Sample Z .................................................................... 13
Sample/Preload ......................................................... 13
Bypass ........................................................................ 14
TAP Timing ............................................................. 14
TAP AC Electrical Characteristics ........................ 14
Reserved .................................................................... 14
TAP DC Electrical Characteristics and
Operating Conditions ........................................ 15
Identification Register Definitions ........................ 16
Scan Register Sizes .............................................. 16
Instruction codes ................................................... 16
Boundary Scan (Exit) Order ................................. 17
1
1
2
2
3
5
5
6
7
8
9
9
Absolute Maximum Ratings .......................................... 18
Recommended DC Operation Ranges ........................ 18
DC Electrical Characteristics and
Operating Conditions ........................................ 18
DC Electrical Characteristics and
Operating Conditions ........................................ 19
I
DD
Electrical Characteristics and
Operating Conditions ........................................ 20
Capacitance ........................................................... 21
AC Electrical Characteristics and
Operating Conditions ........................................ 21
AC Electrical Characteristics ................................ 22
Timing Waveforms
General Overview and Timing Definition
(BL2/WL2).......................................................... 23
READ Timing (BL = 2)........................................... 24
READ Timing (BL = 4)........................................... 25
WRITE Timing (BL = 2, RL = 6) ........................... 26
WRITE Timing (BL = 4, RL = 6) ........................... 27
READ to WRITE Timing (BL = 2, WL = 2) .......... 28
WRITE to READ Timing (BL = 2, WL = 2) .......... 29
Refresh Timing....................................................... 30
Example of Refresh Implementation
(Cyclic Bank Burst Refresh) ............................. 31
WRITE Data Mask Timing (BL = 2, WL = 2) ....... 32
WRITE Data Mask Timing (BL = 4, WL = 1) ....... 33
WRITE/READ and READ/WRITE Timing, Cyclic
Bank Access (RL = 6, BL = 2, WL = 3) ........... 34
WRITE/READ and READ/WRITE Timing, Cyclic
Bank Access (RL = 5, BL = 2, WL = 2) ........... 35
WRITE/READ and READ/WRITE Timing, Cyclic
Bank Access (RL = 6, BL = 4, WL = 2) ........... 36
WRITE/READ and READ/WRITE Timing, Cyclic
Bank Access (RL = 5, BL = 4, WL = 1) ........... 37
Random Access, Single Bank
(RL = 6, BL = 2, WL = 3)................................... 38
Random Access, Single Bank
(RL = 5, BL = 2, WL = 2,
t
RC = 6).................... 39
Random Access, Single Bank
(RL = 6, BL = 4, WL = 2)................................... 40
Random Access, Single Bank
(RL = 5, BL = 4, WL = 1,
t
RC = 6).................... 41
Package Drawing
144-Ball T-FBGA .................................................... 42
相关PDF资料 |
PDF描述 |
|---|---|
| MT49H8M32 | THERMISTOR PTC 100OHM 120DEG RAD |
| MT49H8M32FM | REDUCED LATENCY DRAM RLDRAM |
| MT4C1M16E5DJ-6 | EDO DRAM |
| MT4LC1M16E5DJ-6S | EDO DRAM |
| MT4LC1M16E5 | EDO DRAM |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MT49H16M16FM-33 ES | 制造商:Micron Technology Inc 功能描述:DRAM CHIP RLDRAM 256MBIT 1.8V 144PIN UBGA - Trays |
| MT49H16M16FM-33 TR | 制造商:Micron Technology Inc 功能描述:16MX16 RLDRAM PLASTIC FBGA 1.8V COMMON I/O 8 BANKS 1.8V I/O - Tape and Reel |
| MT49H16M16FM-4 | 制造商:Micron Technology Inc 功能描述: 制造商:Micron Technology Inc 功能描述:DRAM CHIP RLDRAM 256MBIT 1.8V 144FBGA - Trays |
| MT49H16M16FM-4 ES | 制造商:Micron Technology Inc 功能描述:DRAM CHIP RLDRAM 256MBIT 1.8V 144FBGA - Trays |
| MT49H16M16FM-5 | 制造商:Micron Technology Inc 功能描述: |
发布紧急采购，3分钟左右您将得到回复。