- 您现在的位置：买卖IC网 > PDF目录69041 > PADS1298CZXGT (TEXAS INSTRUMENTS INC) SPECIALTY ANALOG CIRCUIT, PBGA64 PDF资料下载
参数资料
| 型号： | PADS1298CZXGT |
| 厂商： | TEXAS INSTRUMENTS INC |
| 元件分类： | 模拟信号调理 |
| 英文描述： | SPECIALTY ANALOG CIRCUIT, PBGA64 |
| 封装： | 8 X 8 MM, LEAD FREE, PLASTIC, NFBGA-64 |
| 文件页数： | 17/73页 |
| 文件大小： | 957K |
| 代理商： | PADS1298CZXGT |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页当前第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页
PRODUCTPREVIEW
SBAS459C – JANUARY 2010 – REVISED MARCH 2010
www.ti.com
CLOCK
The ADS1294/6/8 provide two different methods for device clocking: internal and external. Internal clocking is
ideally suited for low-power, battery-powered systems. The internal oscillator is trimmed for accuracy at room
temperature. Over the specified temperature range the accuracy varies; see the Electrical Characteristics. Clock
selection is controlled by the CLKSEL pin and the CLK_EN register bit.
The CLKSEL pin selects either the internal or external clock. The CLK_EN bit in the CONFIG1 register enables
and disables the oscillator clock to be output in the CLK pin. A truth table for these two pins is shown in Table 7.
The CLK_EN bit is useful when multiple devices are used in a daisy-chain configuration. It is recommended that
during power-down the external clock is shut down to save power.
Table 7. CLKSEL Pin and CLK_EN Bit
CLKSEL PIN
CLK_EN BIT
CLOCK SOURCE
CLK PIN STATUS
0
X
External clock
Input: external clock
1
0
Internal clock oscillator
3-state
1
Internal clock oscillator
Output: internal clock oscillator
DATA FORMAT
The ADS1294/6/8 outputs 24 bits of data per channel in binary twos complement format, MSB first. The LSB has
a weight of VREF/(2
23 – 1). A positive full-scale input produces an output code of 7FFFFFh and the negative
full-scale input produces an output code of 800000h. The output clips at these codes for signals exceeding
full-scale. Table 8 summarizes the ideal output codes for different input signals. Note that for DR[2:0] = 000 and
001, the device has only 16 bits of resolution.
Table 8. Ideal Input Code versus Input Signal
INPUT SIGNAL, VIN
(AINP – AINN)
IDEAL OUTPUT CODE(1)
≥ VREF
7FFFFFh
+VREF/(2
23 – 1)
000001h
0
000000h
–VREF/(2
23 – 1)
FFFFFFh
≤ –VREF (2
23/223 – 1)
800000h
(1)
Excludes effects of noise, linearity, offset, and gain error.
24
Copyright 2010, Texas Instruments Incorporated
相关PDF资料 |
PDF描述 |
|---|---|
| PBY160808T-110Y-S | 1 FUNCTIONS, 4 A, FERRITE CHIP |
| PBY160808T-250Y-S | 1 FUNCTIONS, 3 A, FERRITE CHIP |
| PBY201209T-110Y-S | 1 FUNCTIONS, 6 A, FERRITE CHIP |
| PBY201209T-600Y-S | 1 FUNCTIONS, 3 A, FERRITE CHIP |
| PBY201209T-800Y-S | 1 FUNCTIONS, 3 A, FERRITE CHIP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| PADS1298IPAG | 制造商:TI 制造商全称:Texas Instruments 功能描述:Low-Power, 8-Channel, 24-Bit Analog Front-End for Biopotential Measurements |
| PADS5296RGCR | 制造商:Texas Instruments 功能描述: |
| PADS5546IRGZT | 制造商:TI 制造商全称:Texas Instruments 功能描述:14-BIT, 190 MSPS ADC WITH DDR LVDS/CMOS OUTPUTS |
| PADS8361IRHB | 制造商:Texas Instruments 功能描述: |
| PADS8422IBPFBT | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
发布紧急采购，3分钟左右您将得到回复。