- 您现在的位置：买卖IC网 > PDF目录69041 > PADS1298CZXGT (TEXAS INSTRUMENTS INC) SPECIALTY ANALOG CIRCUIT, PBGA64 PDF资料下载
参数资料
| 型号： | PADS1298CZXGT |
| 厂商： | TEXAS INSTRUMENTS INC |
| 元件分类： | 模拟信号调理 |
| 英文描述： | SPECIALTY ANALOG CIRCUIT, PBGA64 |
| 封装： | 8 X 8 MM, LEAD FREE, PLASTIC, NFBGA-64 |
| 文件页数： | 22/73页 |
| 文件大小： | 957K |
| 代理商： | PADS1298CZXGT |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页当前第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页
PRODUCTPREVIEW
START
Opcode
(1)
S
RTPin
TA
DIN
t
DR
t
SETTLE
DRDY
STOP
Opcode
(1)
or
t
SDSU
t
DSHD
STOPOpcode
DRDY andDOUT
STARTPin
or
STOP(1)
www.ti.com
SBAS459C – JANUARY 2010 – REVISED MARCH 2010
Continuous Mode
Conversions begin when the START pin is taken high or when the START opcode command is sent. As seen in
Figure 25, the DRDY output goes high when conversions are started and goes low when data are ready.
Conversions continue indefinitely until the START pin is taken low or the STOP opcode command is transmitted.
When the START pin is pulled low or the stop command is issued, the conversion in progress is allowed to
complete. Figure 26 and Table 10 show the required timing of DRDY to the START pin and the START/STOP
opcode commands when controlling conversions in this mode. To keep the converter running continuously, the
START pin can be permanently tied high. Note that when switching from pulse mode to continuous mode, the
START signal is pulsed or a STOP command must be issued followed by a START command.
(1)
START and STOP opcode commands take effect on the seventh SCLK falling edge.
Figure 25. Continuous Conversion Mode
(1)
START and STOP commands take effect on the seventh SCLK falling edge at the end of the opcode transmission.
Figure 26. START to DRDY Timing
Table 10. Timing Characteristics for Figure 26 (1)
SYMBOL
DESCRIPTION
MIN
UNIT
START pin low or STOP opcode to DRDY setup time
tSDSU
16
1/fCLK
to halt further conversions
START pin low or STOP opcode to complete current
tDSHD
16
1/fCLK
conversion
(1)
START and STOP commands take effect on the seventh SCLK falling edge at the end of the opcode transmission.
Copyright 2010, Texas Instruments Incorporated
29
相关PDF资料 |
PDF描述 |
|---|---|
| PBY160808T-110Y-S | 1 FUNCTIONS, 4 A, FERRITE CHIP |
| PBY160808T-250Y-S | 1 FUNCTIONS, 3 A, FERRITE CHIP |
| PBY201209T-110Y-S | 1 FUNCTIONS, 6 A, FERRITE CHIP |
| PBY201209T-600Y-S | 1 FUNCTIONS, 3 A, FERRITE CHIP |
| PBY201209T-800Y-S | 1 FUNCTIONS, 3 A, FERRITE CHIP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| PADS1298IPAG | 制造商:TI 制造商全称:Texas Instruments 功能描述:Low-Power, 8-Channel, 24-Bit Analog Front-End for Biopotential Measurements |
| PADS5296RGCR | 制造商:Texas Instruments 功能描述: |
| PADS5546IRGZT | 制造商:TI 制造商全称:Texas Instruments 功能描述:14-BIT, 190 MSPS ADC WITH DDR LVDS/CMOS OUTPUTS |
| PADS8361IRHB | 制造商:Texas Instruments 功能描述: |
| PADS8422IBPFBT | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
发布紧急采购，3分钟左右您将得到回复。