参数资料
型号: PC28F256J3C-115
厂商: Intel Corp.
英文描述: Intel StrataFlash Memory (J3)
中文描述: 英特尔StrataFlash存储器(J3)
文件页数: 29/72页
文件大小: 905K
代理商: PC28F256J3C-115
256-Mbit J3 (x8/x16)
Datasheet
29
7.4
Reset Operation
NOTE:
STS is shown in its default mode (RY/BY#).
7.5
AC Test Conditions
NOTE:
AC test inputs are driven at V
for a Logic "1" and 0.0 V for a Logic "0." Input timing begins, and
output timing ends, at V
CCQ
/2 V (50% of V
CCQ
). Input rise and fall times (10% to 90%) < 5 ns.
Figure 14. AC Waveform for Reset Operation
V
IH
V
IL
P1
V
IL
V
IH
P2
RP# (P)
STS (R)
Table 11. Reset Specifications
#
Sym
Parameter
Min
Max
Unit
Notes
P1
t
PLPH
RP# Pulse Low Time
(If RP# is tied to V
CC
, this specification is not
applicable)
35
μs
1,2
P2
t
PHRH
RP# High to Reset during Block Erase, Program, or
Lock-Bit Configuration
100
ns
1,3
NOTES:
1. These specifications are valid for all product versions (packages and speeds).
2. If RP# is asserted while a block erase, program, or lock-bit configuration operation is not
executing then the minimum required RP# Pulse Low Time is 100 ns.
3. A reset time, t
, is required from the latter of STS (in RY/BY# mode) or RP# going high until
outputs are valid.
Figure 15. Transient Input/Output Reference Waveform for V
CCQ
= 2.7 V–3.6 V
Output
Test Points
Input V
CCQ
/2
0.0
V
CCQ
V
CCQ
/2
相关PDF资料
PDF描述
PC28F128J3C-115 Intel StrataFlash Memory (J3)
PC28F640J3C-115 Intel StrataFlash Memory (J3)
PC28F320J3C-115 Intel StrataFlash Memory (J3)
PC28F128J3C-120 Intel StrataFlash Memory (J3)
PC28F128J3C-125 Intel StrataFlash Memory (J3)
相关代理商/技术参数
参数描述
PC28F256J3C-120 制造商:INTEL 制造商全称:Intel Corporation 功能描述:Intel StrataFlash Memory (J3)
PC28F256J3C125 制造商:INTEL 制造商全称:Intel Corporation 功能描述:Intel StrataFlash?? Memory
PC28F256J3C-125 制造商:INTEL 制造商全称:Intel Corporation 功能描述:Intel StrataFlash Memory (J3)
PC28F256J3C125 S B93 制造商:Intel 功能描述:
PC28F256J3C-150 制造商:INTEL 制造商全称:Intel Corporation 功能描述:Intel StrataFlash Memory (J3)