PEB 20550
PEF 20550
Functional Description
Semiconductor Group
42
01.96
Figure 23
Selectable Bus Interface Structures
In order to simplify the use of 8- and 16-bit Siemens / Intel type CPUs, different register
addresses are defined in multiplexed and demultiplexed bus mode (see
chapter 3.1
). In
the multiplexed mode even addresses are used (AD0 always 0), if EMODE:DMXAD = 0.
ELIC-data is always transferred in the low data byte.
2.2.2
The ELIC provides a 4-bit wide I/O-port. A programmable configuration register
(PCON1) controls whether the individual bits are used as inputs or outputs. The port is
read/written like a on chip register (PORT1).
If port 1 is to be configured as an output, please note that after reset the port is an input.
The PORT1 register thus reflects the state of port 1 before it is configured as an output.
If it is required that port 1 puts out a defined value immediately on being set as output,
large (e.g. > 10 k
) pull-up or pull-down resistors should be applied.
After the port has been configured as output, its value can of course simply be set via
the PORT1-register.
Additionally, when the bus interface is used in multiplexed bus mode (ALE switching),
the pins A0,P0.0 - A7,P0.7 constitute a parallel 8-bit wide input port. The port is read like
an on chip register (PORT0). The current values on the input port is latched with the
falling edge of RD, DS.
Parallel Ports
ITD05822
Address/Data Bus
Interface, Demultiplexed
ELIC with Siemens/Intel Type
R
R
ELIC with Motorola
Type Interface
Address/Data Bus
ALE
DS
CSS CSE
D 0-7 A 0-7
R/W
A 0-7
D 0-7
CSE
CSS
RD
ALE
AD 0-7
CSE
CSS
RD
ALE
WR
WR
ELIC with Siemens/Intel Type
Interface, Multiplexed
R