
PM7346 S/UNI-QJET
DATASHEET
PMC-960835
ISSUE 6
SATURN QUAD USER NETWORK INTERFACE FOR J2, E3, T3
PMC-SIERRA, INC. PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA INC., AND ITS CUSTOMERS’ INTERNAL USE
323
4. If the INTB pin is still logic 0, then there are still interrupts to be serviced.
Otherwise, all interrupts have been serviced. Wait for the next assertion of
INTB.
12.11 Using the Performance Monitoring Features
The PMON and CPPM blocks are provided for performance monitoring
purposes. The RXCP-50 and TXCP-50 also contain performance monitor
registers. The PMON block is used to monitor DS3, E3, and J2 performance
primitives while the CPPM is used to monitor PLCP and idle-cell-based
primitives. The RXCP-50 is used to monitor received cell primitives, and the
TXCP-50 is used to monitor transmit cell primitives. The counters in the PMON
block have been sized as not to saturate if polled every second. The counters in
the CPPM blocks have been sized as not to saturate if polled every 1/2 second at
line rates up to 44.736 MHz. The counters in the RXCP-50 and TXCP-50 have
been sized to not saturate if polled every second at line rates up to 44.736 MHz.
The DS3, E3, and J2 primitives can be accumulated independently of the PLCP
and cell-based primitives. An accumulation interval is initiated by writing to one
of the PMON event counter register addresses. After writing to a PMON count
register, a number of RCLK clock periods (3 for J2 mode, 255 for DS3 mode, 500
for G.832 E3 mode, and 3 for G.751 E3 mode) must be allowed to elapse to
permit the PMON counter values to be properly transferred. The PMON registers
may then be read.
PLCP and cell-based primitives can be accumulated independent of the DS3,
E3, or J2 primitives. An accumulation interval is initiated by writing to one of the
CPPM event counter register addresses. After writing to a CPPM count register,
a maximum of 67 RCLK clock periods must be allowed to elapse to permit all the
CPPM values to be properly transferred. The CPPM registers may then be read.
The RXCP-50 and TXCP-50 accumulate cell-based primitives such as received
cells, corrected cell headers, uncorrected cell headers, and transmitted cells. An
accumulation interval in each block is initiated by writing to one of the RXCP-50
or TXCP-50 event counter register addresses. After writing to a count register, a
maximum of 67 RCLK or TICLK clock periods must be allowed to elapse to
permit all the RXCP-50 or TXCP-50 values to be properly transferred. The
RXCP-50 or TXCP-50 count registers may then be read.
Writing to the S/UNI-QJET Identification, Master Reset, and Global Monitor
Update register causes the PMON, CPPM, RXCP-50, and TXCP-50
performance event counters to latch and a new accumulation period to start in all
four quadrants of the S/UNI-QJET. A maximum of 67 RCLK[x] clock periods