参数资料
型号: RFPIC12F675K-E/SS
元件分类: 微控制器/微处理器
英文描述: 8-BIT, FLASH, 20 MHz, RISC MICROCONTROLLER, PDSO20
封装: 0.209 INCH, PLASTIC, MO-150, SSOP-20
文件页数: 88/123页
文件大小: 5438K
代理商: RFPIC12F675K-E/SS
2003 Microchip Technology Inc.
Preliminary
DS70091A-page 65
rfPIC12F675
10.4
Interrupts
The rfPIC12F675 has 7 sources of interrupt:
External Interrupt GP2/INT
TMR0 Overflow Interrupt
GPIO Change Interrupts
Comparator Interrupt
A/D Interrupt
TMR1 Overflow Interrupt
EEPROM Data Write Interrupt
The Interrupt Control register (INTCON) and Peripheral
Interrupt register (PIR) record individual interrupt
requests in flag bits. The INTCON register also has
individual and global interrupt enable bits.
A global interrupt enable bit, GIE (INTCON<7>) enables
(if set) all unmasked interrupts, or disables (if cleared) all
interrupts. Individual interrupts can be disabled through
their corresponding enable bits in INTCON register and
PIE register. GIE is cleared on RESET.
The return from interrupt instruction, RETFIE, exits
interrupt routine, as well as sets the GIE bit, which
re-enables unmasked interrupts.
The following interrupt flags are contained in the
INTCON register:
INT pin interrupt
GP port change interrupt
TMR0 overflow interrupt
The peripheral interrupt flags are contained in the
special register PIR1. The corresponding interrupt
enable bit is contained in Special Register PIE1.
The following interrupt flags are contained in the PIR
register:
EEPROM data write interrupt
A/D interrupt
Comparator interrupt
Timer1 overflow interrupt
When an interrupt is serviced:
The GIE is cleared to disable any further interrupt
The return address is pushed onto the stack
The PC is loaded with 0004h
Once in the Interrupt Service Routine, the source(s) of
the interrupt can be determined by polling the interrupt
flag bits. The interrupt flag bit(s) must be cleared in
software before re-enabling interrupts to avoid GP2/
INT recursive interrupts.
For external interrupt events, such as the INT pin, or
GP port change interrupt, the interrupt latency will be
three or four instruction cycles. The exact latency
depends upon when the interrupt event occurs (see
Figure 10-11). The latency is the same for one or two-
cycle instructions. Once in the Interrupt Service
Routine, the source(s) of the interrupt can be
determined by polling the interrupt flag bits. The
interrupt flag bit(s) must be cleared in software before
re-enabling interrupts to avoid multiple interrupt
requests.
Note 1: Individual interrupt flag bits are set,
regardless
of
the
status
of
their
corresponding mask bit or the GIE bit.
2: When an instruction that clears the GIE
bit is executed, any interrupts that were
pending for execution in the next cycle
are ignored. The interrupts which were
ignored are still pending to be serviced
when the GIE bit is set again.
相关PDF资料
PDF描述
RFPIC12F675H-E/SS 8-BIT, FLASH, 20 MHz, RISC MICROCONTROLLER, PDSO20
RH80530GZ001512 32-BIT, 1000 MHz, MICROPROCESSOR, CPGA478
RH80530GZ009512 32-BIT, 1200 MHz, MICROPROCESSOR, CPGA478
RJ80530GZ004512 32-BIT, 1066 MHz, MICROPROCESSOR, PBGA479
RH80530GZ004512 32-BIT, 1066 MHz, MICROPROCESSOR, CPGA478
相关代理商/技术参数
参数描述
RFPIC12F675K-I/SS 功能描述:射频微控制器 - MCU 290-350MHz UHF ASK/FSK Transmitter RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:Si100x 数据总线宽度:8 bit 最大时钟频率:24 MHz 程序存储器大小:64 KB 数据 RAM 大小:4 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 85 C 封装 / 箱体:LGA-42 安装风格:SMD/SMT 封装:Tube
RFPIC12F675KT-I/SS 功能描述:射频微控制器 - MCU 1 KB Flash FSK ASK RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:Si100x 数据总线宽度:8 bit 最大时钟频率:24 MHz 程序存储器大小:64 KB 数据 RAM 大小:4 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 85 C 封装 / 箱体:LGA-42 安装风格:SMD/SMT 封装:Tube
RFPMV00 制造商:Carlo Gavazzi 功能描述:RSBT ALARM RELAY OUTPUT MODULE
RF-PP12/23 制造商:Cembre 功能描述:F-CRIMP,BLADE,RED,PP12/23
RFP-QD10 功能描述:烙铁 Cartridge Quad PLCC-52 Chip Pkg RoHS:否 制造商:Weller 产品:Soldering Stations 类型:Digital, Iron, Stand, Cleaner 瓦特:50 W 最大温度:+ 850 F 电缆类型:US Cord Included