- 您现在的位置：买卖IC网 > PDF目录98143 > SSTUP32866EC/S (NXP SEMICONDUCTORS) 32866 SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PBGA96 PDF资料下载
参数资料
| 型号： | SSTUP32866EC/S |
| 厂商： | NXP SEMICONDUCTORS |
| 元件分类： | 锁存器 |
| 英文描述： | 32866 SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PBGA96 |
| 封装： | 13.50 X 5.50 MM, 1.05 MM HEIGHT, LEAD FREE, PLASTIC, SOT-536-1, LFBGA-96 |
| 文件页数： | 2/31页 |
| 文件大小： | 538K |
| 代理商： | SSTUP32866EC/S |
第1页当前第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页
SSTUP32866_2
Koninklijke Philips Electronics N.V. 2006. All rights reserved.
Product data sheet
Rev. 02 — 14 September 2006
10 of 31
Philips Semiconductors
SSTUP32866
1.8 V DDR2-667/800 programmable registered buffer with parity
7.1 Function table
[1]
Q0 is the previous state of the associated output.
[1]
PPO0 is the previous state of output PPO; QERR0 is the previous state of output QERR.
[2]
Data inputs = D2, D3, D5, D6, D8 to D25 when C0 = 0 and C1 = 0.
Data inputs = D2, D3, D5, D6, D8 to D14 when C0 = 0 and C1 = 1.
Data inputs = D1 to D6, D8 to D10, D12, D13 when C0 = 1 and C1 = 1.
[3]
PAR_IN arrives one clock cycle (C0 = 0), or two clock cycles (C0 = 1), after the data to which it applies.
[4]
This condition assumes QERR is HIGH at the crossing of CK going HIGH and CK going LOW. If QERR is LOW, it stays latched LOW for
two clock cycles or until RESET is driven LOW.
Table 4.
Function table (each ip-op)
L = LOW voltage level; H = HIGH voltage level; X = don’t care;
↑ = LOW-to-HIGH transition; ↓ = HIGH-to-LOW transition.
Inputs
RESET
DCS
CSR
CK
Dn, DODTn,
DCKEn
Qn
QCS
QODT,
QCKE
HL
L
↑↓
LL
L
HL
L
↑↓
HH
L
H
L
L or H
X
Q0
HL
H
↑↓
LL
L
HL
H
↑↓
HH
L
H
L
H
L or H
X
Q0
HH
L
↑↓
LL
H
L
HH
L
↑↓
HH
H
L
L or H
X
Q0
HH
H
↑↓
LQ0
HL
HH
H
↑↓
HQ0
HH
H
L or H
X
Q0
L
X or oating
L
Table 5.
Parity and standby function table
L = LOW voltage level; H = HIGH voltage level; X = don’t care;
↑ = LOW-to-HIGH transition; ↓ = HIGH-to-LOW transition.
Inputs
Outputs[1]
RESET
DCS
CSR
CK
∑ of inputs = H
(D1 to D25)
PAR_IN[2]
PPO[3]
QERR[4]
HL
X
↑↓
even
L
H
HL
X
↑↓
odd
L
H
L
HL
X
↑↓
even
H
L
HL
X
↑↓
odd
H
L
H
HH
L
↑↓
even
L
H
HH
L
↑↓
odd
L
H
L
HH
L
↑↓
even
H
L
HH
L
↑↓
odd
H
L
H
HH
H
↑↓
X
PPO0
QERR0
H
X
L or H
X
PPO0
QERR0
L
X or oating
L
H
相关PDF资料 |
PDF描述 |
|---|---|
| SSTV16857EC | POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA56 |
| SSTV16859DGG,118 | SSTV SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO64 |
| SSTV16859BS,118 | SSTV SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PQCC56 |
| SSTV16859EC,518 | SSTV SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA96 |
| ST10F168-Q2 | 16-BIT, FLASH, 25 MHz, MICROCONTROLLER, PQFP144 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SSTV01T1 | 制造商:Vishay Siliconix 功能描述:SS T092 DL XSTR PNP 30V -LEAD FREE - Tape and Reel |
| SSTV01-T1-E3 | 制造商:Vishay Intertechnologies 功能描述: 制造商:Vishay Siliconix 功能描述:FIELD EFFECT TRANSISTOR |
| SSTV16857 | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:14-bit SSTL_2 registered driver with differential clock inputs |
| SSTV16857_ZBA30062 WAF | 制造商:Fairchild Semiconductor Corporation 功能描述: |
| SSTV16857_ZBA31162 WAF | 制造商:Fairchild Semiconductor Corporation 功能描述: |
发布紧急采购，3分钟左右您将得到回复。