- 您现在的位置：买卖IC网 > PDF目录98143 > ST40RA200XH6E (STMICROELECTRONICS) 32-BIT, 200 MHz, RISC PROCESSOR, PBGA372 PDF资料下载
参数资料
| 型号： | ST40RA200XH6E |
| 厂商： | STMICROELECTRONICS |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, 200 MHz, RISC PROCESSOR, PBGA372 |
| 封装： | 27 X 27 MM, 2.33 MM HEIGHT, PLASTIC, BGA-372 |
| 文件页数： | 7/94页 |
| 文件大小： | 2144K |
| 代理商： | ST40RA200XH6E |
第1页第2页第3页第4页第5页第6页当前第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页
B Implementation restrictions
ST40RA
15/92
B
Implementation restrictions
B.1
ST40 CPU
B.1.1
tas.b
The atomicity of the tas.b instruction is only guaranteed for processes executing on the ST40 CPU
core and should not be used to implement intermodule or interchip semaphores. Either use the
mailbox functionality or an appropriate software algorithm for such semaphores.
B.1.2
Store queue power-down
The store queue is considered part of the general CPU and independent power-down of this block
is not implemented.
B.1.3
UBC power-down
The UBC is considered part of the general CPU and independent power-down of this block is not
implemented.
B.1.4
System standby
To enter and leave standby it is necessary for the CPU to power down the system including memory
devices and then to enter standby by executing a sleep instruction. On leaving sleep and standby, it
may be necessary for the CPU to power itself up and subsequently power up the system and its
memory devices.
During the power-down and power-up sequences the main memory devices are not available. The
CPU therefore preloads the appropriate code into the cache as part of the power sequencing.
B.2
PCI
B.2.1
Clocking
PCI internal clock loop back is not implemented. To use the internal PCI clock, the pads
PCICLOCKOUT and PCICLOCKIN are connected to rollback the clock generator. Alternatively an
external clock source may be used.
B.2.2
Type 2 configuration accesses
Configuration space accesses to devices across a PCI bridge are implemented as type 2
operations on the PCI bus. In this implementation such accesses must be broken into a sequence of
byte operations. For example, access to a 32-bit register is through four single byte operations.
B.2.3
Software visible changes between STB1HC7 and ST40RAH8D
PCI PLL reprogramming required for H7 parts is no longer required for H8.
The PCI PLL register is renamed from PLLPCICR to CLKGENA.PLL2CR.
The register implementation for PCI MBAR mappings has changed between the STB1HC7 and
ST40RAH8D implementations and software device drivers should reflect this.
B.2.4
Error behavior
The implementation of local (PCI register) error handling is not fully implemented.
相关PDF资料 |
PDF描述 |
|---|---|
| ST52510F3M6 | MICROCONTROLLER, PDSO20 |
| ST52E430B/D | 8-BIT, UVPROM, 20 MHz, MICROCONTROLLER, CDIP32 |
| ST52F510F1M6 | 8-BIT, FLASH, 24 MHz, MICROCONTROLLER, PDSO20 |
| ST52F510G0B6 | 8-BIT, FLASH, 24 MHz, MICROCONTROLLER, PDIP28 |
| ST52F513F0M6 | 8-BIT, FLASH, 24 MHz, MICROCONTROLLER, PDSO20 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ST40RP | 功能描述:两端交流开关元件 ST40RP RoHS:否 制造商:STMicroelectronics 转折电流 VBO:45 V 安装风格:SMD/SMT 封装 / 箱体:SOT-23 封装:Reel |
| ST40-TOOLSET/WIN | 制造商:STMicroelectronics 功能描述:ST40-TOOLSET/WIN - Bulk |
| ST40X-10S-CV | 制造商:Hirose 功能描述: |
| ST40X-10S-CV(80) | 功能描述:I/O 连接器 10P CBLE PLUG STD SOLDER SHIELDED RoHS:否 制造商:Hirose Connector 产品:Plugs 系列:DH 端口数量: 位置/触点数量:51 节距:1 mm 触点电镀: 触点材料: 型式:Male 电流额定值:0.5 A 安装风格:Cable 端接类型:IDC 颜色: 安装角: |
| ST40X-10S-CVR | 制造商:HRS 制造商全称:HRS 功能描述:Interface Connectors for Miniature, Portable Terminal Devices |
发布紧急采购，3分钟左右您将得到回复。