- 您现在的位置：买卖IC网 > PDF目录98143 > ST52510F3M6 (STMICROELECTRONICS) MICROCONTROLLER, PDSO20 PDF资料下载
参数资料
| 型号： | ST52510F3M6 |
| 厂商： | STMICROELECTRONICS |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | MICROCONTROLLER, PDSO20 |
| 封装： | SOP-20 |
| 文件页数： | 85/136页 |
| 文件大小： | 3335K |
| 代理商： | ST52510F3M6 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页当前第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页
Obsolete
Product(s)
- Obsolete
Product(s)
7 I/O PORTS
7.1 Introduction
ST52F510/F513 are characterized by flexible
individually programmable multi-functional I/O
lines. The ST52F510/F513 supplies devices with
up to 3 Ports (named from A to C) with up to 22 I/
O lines.
Each pin can be used as a digital I/O or can be
connected with a peripheral (Alternate Function).
The I/O lines belonging to Port A and Port B can
also be used to generate Port Interrupts. The I/O
Port pins can be configured in the following modes:
■ Input high impedance (reset state)
■ Input with pull-up
■ Output with pull-up
■ Output push-pull
■ Output with weak pull-up
■ Output open drain
■ Interrupt with pull-up
■ Interrupt without pull-up
These
eight
modes
can
be
selected
by
programming three Configuration Registers for
each Port. All the pins that belong to the same Port
can be configured separately by setting the
corresponding bits in the three registers (see
Register Description).
To avoid side effects, the Configuration Registers
are latched only when the Data Direction Register
(PORT_x_DDR) is written. For this reason this
register must be always written when modifying the
pin configuration. All the I/O digital pins are TTL
compatible and have a Schmitt Trigger. The output
buffer can supply high current sink (up to 8mA).
Note: With the aim to reduce current consumption
it is recommended that no floating pins are left; all
unused pins must be kept at fixed voltage.
Furthermore it is recommended that bits of IO
Configuration Registers related to not used or non
available port/pins are set as Input Pull-Up.
Figure 7.1 Digital Pin
7.2 Input Mode
The pins configured as input can be read by
accessing the corresponding Port Input Register
by means of the LDRI instruction. The addresses
for Port A, B and C are respectively 0 (00h), 1
(01h), and 2 (02h).
When executing the LDRI instruction all the signals
connected to the input pins of the Port are read and
the logical value is copied in the specified Register
File location. If some pins are configured in output,
the port buffer contents, which are the last written
logical values in the output pins, are read.
7.3 Output Mode
The pins configured as output can be written by
accessing the corresponding Port Output Register
by means of the LDPR, LDPI and LDPE
instructions. The addresses for Port A, B and C are
respectively, 0 (00h), 1 (01h), and 2 (02h).
When executing the above mentioned instructions,
the Port buffer is written and the Port pin signals
are modified. If some pins are configured as input
or as interrupt, the values are ignored.
7.4 Interrupt Mode
The pins configured as Interrupt Mode can
generate a Port Interrupt request. Only Port A and
Port B pins can be configured in this mode.
An Interrupt vector is associated to each Port:
there are two Port Interrupts available but more
pins of the ports can act as source at the same
time.
The Configuration Registers switch the signals
deriving from interrupt pins to an OR gate that
generates the interrupt request signal. The signal
deriving from the pins can be read, allowing the
discrimination of the interrupt sources when more
than one pin can generate the interrupt signal.
The interrupt trigger can be configured either in the
rising or falling edge of the external signal by using
the INT_POL register
Figure 7.2 Analog Pin
PAD
P ULL UP
EN ABLE
DIGITAL OUT
ENAB LE
DATA
OUT
PORT A ,C,D,E
PIN
DATA
IN
相关PDF资料 |
PDF描述 |
|---|---|
| ST52E430B/D | 8-BIT, UVPROM, 20 MHz, MICROCONTROLLER, CDIP32 |
| ST52F510F1M6 | 8-BIT, FLASH, 24 MHz, MICROCONTROLLER, PDSO20 |
| ST52F510G0B6 | 8-BIT, FLASH, 24 MHz, MICROCONTROLLER, PDIP28 |
| ST52F513F0M6 | 8-BIT, FLASH, 24 MHz, MICROCONTROLLER, PDSO20 |
| ST52F513F1B6 | 8-BIT, FLASH, 24 MHz, MICROCONTROLLER, PDIP20 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ST52510G2 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:8-BIT ICU WITH 10-BIT ADC. TWO TIMERS/PWM. I2C. SPI. SCI. UP TO 8K FLASH |
| ST52510G3 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:8-BIT ICU WITH 10-BIT ADC. TWO TIMERS/PWM. I2C. SPI. SCI. UP TO 8K FLASH |
| ST52510K2 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:8-BIT ICU WITH 10-BIT ADC. TWO TIMERS/PWM. I2C. SPI. SCI. UP TO 8K FLASH |
| ST52510K3 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:8-BIT ICU WITH 10-BIT ADC. TWO TIMERS/PWM. I2C. SPI. SCI. UP TO 8K FLASH |
| ST52510Y2 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:8-BIT ICU WITH 10-BIT ADC. TWO TIMERS/PWM. I2C. SPI. SCI. UP TO 8K FLASH |
发布紧急采购，3分钟左右您将得到回复。