![](http://datasheet.mmic.net.cn/140000/ST52510F3M6_datasheet_5015270/ST52510F3M6_62.png)
Obsolete
Product(s)
- Obsolete
Product(s)
9 INSTRUCTION SET
ST52F510/F513 supplies 107 (98 + 9 Fuzzy)
instructions that perform computations and control
the device. Computational time required for each
instruction consists of one clock pulse for each
Cycle plus 2 clock pulses for the decoding phase.
Total computation time for each instruction is
The ALU of ST52F510/F513 can perform
multiplication
(MULT)
and
division
(DIV).
Multiplication is performed by using 8 bit operands
storing the result in 2 registers (16 bit values), see
Division is performed between a 16 bit dividend
and an 8 bit divider, the result and the remainder
9.1 Addressing Modes
ST52F510/F513 instructions allow the following
addressing modes:
■ Inherent: this instruction type does not require
an operand because the opcode specifies all the
information necessary to carry out the
instruction. Examples: NOP, SCF.
■ Immediate: these instructions have an operand
as a source immediate value. Examples: LDRC,
ADDI.
■ Direct: the operands of these instructions are
specified with the direct addresses. The
operands can refer (according to the opcode) to
addresses belonging to the different addressing
spaces. Example: SUB, LDRE.
■ Indirect: data addresses that are required are
found in the locations specified as operands.
Both source and/or destination operands can be
addressed indirectly. The operands can refer,
(according to the opcode) to addresses
belonging to different addressing spaces.
Examples: LDRR(reg1),(reg2);
LDER mem_addr,(reg1).
■ Bit Direct: operands of these instructions directly
address the bits of the specified Register File
locations. Examples: BSET, BTEST.
9.2 Instruction Types
ST52F510/F513 supplies the following instruction
types:
■ Load Instructions
■ Arithmetic and Logic Instructions
■ Bitwise instructions
■ Jump Instructions
■ Interrupt Management Instructions
■ Control Instructions
Table 9.1 Instruction Set
Load Instructions
Mnemonic
Instruction
Bytes
Cycles
Z
S
C
BLKSET
BLKSET const
2
(*)
-
GETPG
GETPG regx
2
7
-
LDCE
LDCE confx,memy
3
8/10
-
LDCI
LDCI confx, const
3
7
-
LDCNF
LDCNF regx, conf
3
7
-
LDCR
LDCR confx, regy
3
8
-
LDER
LDER memx, regy
3
11
-
LDER
LDER (regx),(regy)
3
12
-
LDER
LDER (regx), regy
3
11
-
LDER
LDER memx,(regy)
3
12
-
LDFR
LDFR fuzzyx, regy
3
8
-