![](http://datasheet.mmic.net.cn/20000/ST72F324BJ2TATRE_datasheet_1390578/ST72F324BJ2TATRE_43.png)
Obsolete
Product(s)
- Obsolete
Product(s)
ST72324B-Auto
Supply, reset and clock management
Provided the minimum VDD value (guaranteed for the oscillator frequency) is above VIT-, the
MCU can only be in two modes:
–
under full software control
–
in static safe reset
In these conditions, secure operation is always ensured for the application without the need
for external reset hardware.
During an LVD reset, the RESET pin is held low, thus permitting the MCU to reset other
devices.
Note:
1
The LVD allows the device to be used without any external reset circuitry.
2
If the medium or low thresholds are selected, the detection may occur outside the specified
operating voltage range. Below 3.8V, device operation is not guaranteed.
3
The LVD is an optional function which can be selected by option byte.
4
It is recommended to make sure that the VDD supply voltage rises monotonously when the
device is exiting from reset, to ensure the application functions properly.
Figure 14.
Low voltage detector vs reset
6.5.2
AVD (auxiliary voltage detector)
The AVD is based on an analog comparison between a VIT-(AVD) and VIT+(AVD) reference
value and the VDD main supply. The VIT- reference value for falling voltage is lower than the
VIT+ reference value for rising voltage in order to avoid parasitic detection (hysteresis).
The output of the AVD comparator is directly readable by the application software through a
real-time status bit (AVDF) in the SICSR register. This bit is read only.
Caution:
The AVD function is active only if the LVD is enabled through the option byte (see
Monitoring the VDD main supply
The AVD voltage threshold value is relative to the selected LVD threshold configured by
If the AVD interrupt is enabled, an interrupt is generated when the voltage crosses the
VIT+(AVD) or VIT-(AVD) threshold (AVDF bit toggles).
In the case of a drop in voltage, the AVD interrupt acts as an early warning, allowing
software to shut down safely before the LVD resets the microcontroller. See
Figure 15.
VDD
VIT+
RESET
VIT-
Vhys