Obsolete
Product(s)
- Obsolete
Product(s)
Device configuration and ordering information
ST72324B-Auto
OPT4:3
VD[1:0]
Voltage detection
These option bits enable the voltage detection block (LVD and AVD)
with a selected threshold for the LVD and AVD.
00: Selected LVD = Highest threshold (VDD~4V).
01: Selected LVD = Medium threshold (VDD~3.5V).
10: Selected LVD = Lowest threshold (VDD~3V).
11: LVD and AVD off
Caution: If the medium or low thresholds are selected, the detection
may occur outside the specified operating voltage range. Below 3.8V,
device operation is not guaranteed. For details on the AVD and LVD
OPT2:1
-
Reserved, must be kept at default value
OPT0
FMP_R
Flash memory readout protection
Readout protection, when selected, provides a protection against
program memory content extraction and against write access to Flash
memory.
Erasing the option bytes when the FMP_R option is selected causes
the whole user memory to be erased first, afterwhich the device can
Flash Programming Reference Manual for more details.
0: Readout protection enabled
1: Readout protection disabled
Table 119.
Option byte 1 bit description
Bit
Name
Function
OPT7
PKG1
Pin package selection bit
Note: On the chip, each I/O port has eight pads. Pads that are not
bonded to external pins are in input pull-up configuration after reset.
The configuration of these pads must be kept at reset state to avoid
added current consumption.
OPT6
RSTC
Reset clock cycle selection
This option bit selects the number of CPU cycles applied during the
reset phase and when exiting Halt mode. For resonator oscillators, it
is advised to select 4096 due to the long crystal stabilization time.
0: Reset phase with 4096 CPU cycles
1: Reset phase with 256 CPU cycles
OPT5:4
OSCTYPE[1:0]
Oscillator type
These option bits select the ST7 main clock source type.
00: Clock source = Resonator oscillator
01: Reserved
10: Clock source = Internal RC oscillator
11: Clock source = External source
Table 118.
Option byte 0 bit description (continued)
Bit
Name
Function