- 您现在的位置：买卖IC网 > PDF目录385871 > ST72T85A5Q6 (意法半导体) 8-BIT MCU FOR RDS WITH 48K ROM, 3K RAM, ADC, TWO TIMERS, TWO SPIs, I2C AND SCI INTERFACES PDF资料下载
参数资料
| 型号： | ST72T85A5Q6 |
| 厂商： | 意法半导体 |
| 英文描述： | 8-BIT MCU FOR RDS WITH 48K ROM, 3K RAM, ADC, TWO TIMERS, TWO SPIs, I2C AND SCI INTERFACES |
| 中文描述： | 8位微控制器48,000铁路发展策略光盘，3K内存，ADC，两个定时器，2个SPI，I2C和脊髓损伤接口 |
| 文件页数： | 26/117页 |
| 文件大小： | 748K |
| 代理商： | ST72T85A5Q6 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页当前第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页
26/117
ST7285C
I/O PORTS
(Cont’d)
4.1.2.3 Operating Modes
All I/O pins may be configured as inputs or outputs
by programming the corresponding bits of the DR,
DDR, OR and PUR memory-mapped registers.
Table 6 illustrates the available operating modes.
During Reset, DR, DDR, OR and PUR are initial-
ized to a Low level.
Table 6. I/O Operating Modes
Note:
(1) This state can add static current consumption.
– Input Mode
In input mode, both the analog multiplexer and the
port buffer are switched to a high impedance state.
To avoid ringing with slowly rising or falling input
signals and to increase noise immunity, the inputs
are equipped with Schmitt-triggers.
The state of the pin is readable through the Data
Register. The pin state is read directly from the
Schmitt Trigger’s output and not from the Data
Register.
There are four different input modes, as illustrated
in Table 6.
Note
: Pull-up and pull-down devices are not imple-
mented by means of linear resistors, but by means
of resistive transistors.
– Interrupt function
The interrupt signals of all activated bits are
NANDed together, so that whenever at least one
of the activated inputs goes low, the port’s com-
mon interrupt output will go high in order to acti-
vate the CPU interrupt input.
– Output Mode
In output mode, the port output buffer is activated
and drives the output according to the content of
the data register, DR. In this mode, the analog
multiplexer, when present, is switched to high im-
pedance and the interrupt is disabled.
Data written to the DR is directly copied to the out-
put pins. A read operation of DR will be directly
performed from the DR register, so that the output
data stored in DR is readable, regardless of the
logic levels at the output pin due to output loading.
There are three different output modes for the
standard I/O pins as illustrated inTable 6.
– Alternate function
Alternate functions take priority over standard I/O
programming; if a peripheral needs to use a pad,
the alternate function is automatically activated.
The signal from the peripheral is output to the pad
(automatically configured in this case in push-pull
or open drain modes without pull-up and pull-
down), and controlled directly by the peripheral.
The signal to be input to the peripheral from the
pad is taken after the schmitt trigger and is control-
led directly by the peripheral. In this case, the pin’s
state is readable as in Input Mode by addressing
the Data Register and by configuring the PAD in
Input Mode (DDR=0).
– Analog Input Mode
In analog input mode (activated by the ADC), the
analog multiplexer is activated and switches the
analog voltage present on the selected pin (pins
PA0 to PA7) to the common analog rail. The com-
mon analog rail is connected to the Analog to Dig-
ital converter (see Section4.6) input. It is not rec-
ommended to change the voltage level or loading
on any port pin while conversion is in progress.
Furthermore it is not recommended to have clock-
ing pins located close to a selected analog pad.
WARNING
: Before activating the Analog Input
Mode, the I/O state must be set to:
INPUT, NO PULL-UP, NO INTERRUPT
(DDR = 0, OR = 0, PUR = 1)
The alternate function must not be activated as
long as the pad is configured as Input with Inter-
rupt, in order to avoid generating spurious inter-
rupts.
Analog input mode is only implemented for pins
PA0 to PA7. The analog input voltage level must
be within the limits stated in the Absolute Maxi-
mum Ratings.
DDR
0
0
0
0
1
1
1
OR
0
0
1
1
0
0
1
PUR
0
1
0
1
0
1
0
Mode
input
input
input
input
output
output
output
Option
pull-up, no interrupt
no pull-up, no interrupt
pull-up, interrupt
pull-down, no interrupt
open-drain, pull-up
open-drain, no pull-up
RESERVED
(1)
push-pull, nopull-up, no
pull-down
1
1
1
output
相关PDF资料 |
PDF描述 |
|---|---|
| ST730C08L3 | PHASE CONTROL THYRISTORS |
| ST730C08L3L | PHASE CONTROL THYRISTORS |
| ST730C12L0 | PHASE CONTROL THYRISTORS |
| ST730C12L0L | PHASE CONTROL THYRISTORS |
| ST730C12L1 | PHASE CONTROL THYRISTORS |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ST730 | 制造商:IRF 制造商全称:International Rectifier 功能描述:PHASE CONTROL THYRISTORS Hockey Puk Version |
| ST7-30 | 制造商:SUPERWORLD 制造商全称:Superworld Electronics 功能描述:POWER TRANSFORMER |
| ST-7300 | 制造商:GC Electronics 功能描述: |
| ST730186-3 | 制造商:KEMET Corporation 功能描述: 制造商:KET 功能描述: |
| ST730268-1 | 制造商:KEMET Corporation 功能描述: 制造商:KET 功能描述: |
发布紧急采购，3分钟左右您将得到回复。