- 您现在的位置：买卖IC网 > PDF目录385871 > ST72T85A5Q6 (意法半导体) 8-BIT MCU FOR RDS WITH 48K ROM, 3K RAM, ADC, TWO TIMERS, TWO SPIs, I2C AND SCI INTERFACES PDF资料下载
参数资料
| 型号： | ST72T85A5Q6 |
| 厂商： | 意法半导体 |
| 英文描述： | 8-BIT MCU FOR RDS WITH 48K ROM, 3K RAM, ADC, TWO TIMERS, TWO SPIs, I2C AND SCI INTERFACES |
| 中文描述： | 8位微控制器48,000铁路发展策略光盘，3K内存，ADC，两个定时器，2个SPI，I2C和脊髓损伤接口 |
| 文件页数： | 61/117页 |
| 文件大小： | 748K |
| 代理商： | ST72T85A5Q6 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页当前第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页
61/117
ST7285C
I
2
C BUS INTERFACE
(Cont’d)
STATUS REGISTER 2 (SR2)
Address: 002Ah
Reset Value: 00h
—
Read Only
b7-5 = reserved.
b4:
AF
Acknowledge Failure
The Acknowledge Failure bit is set when no ac-
knowledge is returned. If this bit is set, then an in-
terrupt is sent to the microcontroller if ITE is set.
During this interrupt, the SCL line is not hold low.
This bit is cleared by a read of the Status Register.
It is also cleared when the peripheral is disabled
(PE=0) or by reset.
b3:
STOPF
Stop Detection Flag (in Slave mode)
StopF bit is set when a Stop condition is detected
on the SCL line after an acknowledge of byte.
When this bit is set, an interrupt is sent to the mi-
crocontroller if ITE is set. During this interrupt, the
SCL line is not hold low.
This bit is cleared by a read of the status register
(when StopF is set). Itis also cleared when the pe-
ripheral is disabled (PE=0) or by reset.
b2:
ARLO
Arbitration Lost
ARLO is set when the I
2
C interface loses the arbi-
tration of the bus to another Master. After ARLO is
set, the interface operates in Slave mode (M/SL at
a logic low) and an interrupt is generated if ITE is
set. During this interrupt, the SCL line is not hold
low.
This bit is cleared by a read of the Status register.
It is also cleared when the peripheral is disabled
(PE=0) or by reset.
b1:
BERR
Bus Error
BERR bit is set when a misplaced start or stop
condition is detected. If this bit is set, then an inter-
rupt is sent to the microcontroller if ITE is set. Dur-
ing this interrupt, the SCL line is not hold low.
The Bus Error flag bit is cleared by a read of the
status register (when BERR is set). It is also
cleared when the peripheral is disabled (PE=0) or
by reset.
b0:
GCAL
General Call (Slave mode)
If ENGC is set, GCAL is set following detection of
a general call address.
It is cleared by the detection of a stop condition, by
reset or when the peripheral is disabled (PE=0).
4.5.6 I
2
C State Machine:
In I
2
C mode, the I
2
C interface always operates in
Slave mode (M/SL at logic low level) except when
it initiates a transmission or a receive sequence.
It enables the multimaster function with an auto-
matic switch from Master mode to Slave mode
when the interface loses the arbitration of the I
2
C
bus. So, the Slave process is active both in Slave
mode and in Master mode.
4.5.6.1 Slave mode
As soon as a start condition is detected, the ad-
dress word is received from the SDA line and it is
sent to the shift register; then it is compared with
the interface address.
– Address no matched: the state machine is reset
and it waits for another Start bit.
– Address matched: the Addressed As Slave bit
(ADSL) is set and an acknowledge bit is sent to
the Master if ACK is set. So an interrupt is sentto
the microcontroller if ITE is set; it then waits for
the microcontroller to read Status Register 1 by
holding the SCL line low.
Then, depending on the Data Direction bit (least
significant bit), and after generating an acknowl-
edge, the Slave must enter Send or Receive
mode.
4.5.6.2 Slave Receiving
The Slave receives words from the SDA line into
the shift register and it sends them to the data reg-
ister. After each word it generates an acknowledge
bit if the Enable Acknowledge flag is set. When the
acknowledge bit is sent, the BTF flag is set and an
interrupt is generated if ITE is set.Then it waits for
the microcontroller to read the Data Register by
holding the SCL line low.
- Detection of a Stop or a Start condition during a
byte reception: the BERR flag is set and an inter-
rupt is generated.
- Detection of a Start condition after an acknowl-
edge time-slot: the state machine is reset and
starts a new process.
- Detection of a Stop condition after an acknowl-
edge time-slot: the Slave state machine is reset.
Then the SSTOP flag is set and an interrupt is
generated if ITE is set.
- The Stop bit is set in the control register: the state
machine is reset after transfer of the current byte.
7
0
-
-
-
AF
STOPF
ARLO
BERR
GCAL
相关PDF资料 |
PDF描述 |
|---|---|
| ST730C08L3 | PHASE CONTROL THYRISTORS |
| ST730C08L3L | PHASE CONTROL THYRISTORS |
| ST730C12L0 | PHASE CONTROL THYRISTORS |
| ST730C12L0L | PHASE CONTROL THYRISTORS |
| ST730C12L1 | PHASE CONTROL THYRISTORS |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ST730 | 制造商:IRF 制造商全称:International Rectifier 功能描述:PHASE CONTROL THYRISTORS Hockey Puk Version |
| ST7-30 | 制造商:SUPERWORLD 制造商全称:Superworld Electronics 功能描述:POWER TRANSFORMER |
| ST-7300 | 制造商:GC Electronics 功能描述: |
| ST730186-3 | 制造商:KEMET Corporation 功能描述: 制造商:KET 功能描述: |
| ST730268-1 | 制造商:KEMET Corporation 功能描述: 制造商:KET 功能描述: |
发布紧急采购，3分钟左右您将得到回复。