- 您现在的位置：买卖IC网 > PDF目录383877 > T9000 (Lineage Power) ISDN Network Termination Node (NTN) Device(ISDN网络终端节点器件) PDF资料下载
参数资料
| 型号： | T9000 |
| 厂商： | Lineage Power |
| 英文描述： | ISDN Network Termination Node (NTN) Device(ISDN网络终端节点器件) |
| 中文描述： | ISDN网络终端节点（新界西）设备（ISDN网网络终端节点器件） |
| 文件页数： | 33/126页 |
| 文件大小： | 1523K |
| 代理商： | T9000 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页当前第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页
Lucent Technologies Inc.
33
Advance Data Sheet
April 2000
ISDN Network Termination Node (NTN) Device
T9000
7 Transmission Superblock
(continued)
7.6 DFAC Register Set
Table 22. DFCF: DFAC Configuration Register (0x05)
Reg
DFCF
RESET
R/W
R/W
Default
Bit 7
ILOSS
0
Bit 6
Bit 5
URESET
0
Bit 4
—
0
Bit 3
UOADS
1
Bit 2
Bit 1
Bit 0
GRESET
0
USIMRST
0
ACT_ANSI
0
AUTOEOC
1
Bit
7
Symbol
ILOSS
Name/Description
Insertion Loss Test Control.
Causes the U-interface transmitter to continuously transmit the sequence
SN1. The U-interface transceiver remains reset during this mode.
0: No effect on device operation.
1: U transmitter sends SN1 tone continuously.
Special Simulation Reset for U-Block.
This signal causes assertion of a special reset that is used for fac-
tory testing of the U block. This bit should always be programmed to 0.
0: No effect on device operation.
1: U-block simulation reset (nonlatching-value readback will always be 0).
U Transceiver Reset.
Assertion of this bit halts U-interface data transmission and clears adaptive filter
coefficients. During URESET, the U transmitter produces 0 V. The microcontroller may use this bit to put
the U-interface in a quiet mode for maintenance as described in ANSIT1.601 Section 6.5. In addition, this
bit should be asserted whenever return loss and longitudinal balance measurements are being made on the
U-interface.
0: No effect on device operation.
1: U block is held in reset (nonlatching-value readback will always be 0).
Reserved.
Program to 0.
6
USIMRST
5
URESET
4
3
—
UOADS
UOA Default State.
During activation, the bits UOA_n and OOF_n become transparent at the same time (at
U-interface synchronization time), but UOA_n is filtered for three occurrences before being acted upon, and
hence, a direct transition to the UOA state is not possible. To satisfy this ETSI ETR 080 requirement, the
UOADS bit allows the NTN to default to the presynchronization value of UOA_n to 0. Upon synchronization,
if UOADS = 0 is received, a transition to the UOA state occurs, because the 3-time filtering criteria is satis-
fied. UOADS defaults to 1, meaning that U-only activation, at start-up, causes the U-interface to fully syn-
chronize and then a transition to the UOA state occurs. It is recommended that UOADS be programmed to
1.
ACT Mode Select.
Controls the state of the transmitted ACT bit when an EOC loopback 2 (2B+D) is
requested. The loopback occurs automatically if AUTOEOC bit is set. Otherwise, bit U2BDLT must be set to
0.
0: ACT = 1 during loopback 2 after INFO3 is recognized at the S/T-interface (per ETSI ETR 080). The
data received by the NT is not looped back towards the LT until after ACT = 1 is received from the LT.
Prior to this time, 2B+D data toward the LT is all 1s.
1: ACT = 0 during loopback 2 (per
ANSI
T1.601). The data received at the NT is looped back towards the
LT as soon as the 2B+D loopback is enabled.
Automatic EOC Processor Enable.
Enables EOC state machine which implements EOC processing per
ETSI ETR 080 (see Section 7.3.1, EOC State Machine (EOCSM) for details on the EOC state machine
operation). The EOC state machine only responds to the addresses 000 and 111 as valid addresses.
0: EOC state machine disabled.
1: EOC state machine enabled.
Global Software Reset.
Assertion of this bit resets all internal modules except the 80C32 to their default
states. U-macro adaptive filter coefficients are cleared. Since performing a GRESET also resets this bit to its
default state, it is not necessary to write it back to a 0 after writing a 1.
0: No effect on device operation.
1: Reset all circuitry except internal 80C32.
2
ACT_ANSI
1
AUTOEOC
0
GRESET
相关PDF资料 |
PDF描述 |
|---|---|
| T90RIA10 | MEDIUM POWER PHASE CONTROL THYRISTORS |
| T90RIA40 | MEDIUM POWER PHASE CONTROL THYRISTORS |
| T90RIA60 | MEDIUM POWER PHASE CONTROL THYRISTORS |
| T90RIA80 | MEDIUM POWER PHASE CONTROL THYRISTORS |
| T90RIA100 | MEDIUM POWER PHASE CONTROL THYRISTORS |
相关代理商/技术参数 |
参数描述 |
|---|---|
| T9001 | 功能描述:罩类、盒类及壳类产品 15x14x3-1/2(3.13cf) 1 Compartment RoHS:否 制造商:Bud Industries 产品:Boxes 外部深度:6.35 mm 外部宽度:6.35 mm 外部高度:2.56 mm NEMA 额定值: IP 等级: 材料:Acrylonitrile Butadiene Styrene (ABS) 颜色:Red |
| T9006 | 功能描述:罩类、盒类及壳类产品 15 x 14 x 3-1/2 (2.96cf) RoHS:否 制造商:Bud Industries 产品:Boxes 外部深度:6.35 mm 外部宽度:6.35 mm 外部高度:2.56 mm NEMA 额定值: IP 等级: 材料:Acrylonitrile Butadiene Styrene (ABS) 颜色:Red |
| T9007 | 功能描述:罩类、盒类及壳类产品 13 1/8 x 13 1/8 x 3" 6 COMPARTMENTS RoHS:否 制造商:Bud Industries 产品:Boxes 外部深度:6.35 mm 外部宽度:6.35 mm 外部高度:2.56 mm NEMA 额定值: IP 等级: 材料:Acrylonitrile Butadiene Styrene (ABS) 颜色:Red |
| T9008 | 制造商:Nortools International Ltd 功能描述:HSS METRIC DIE SET,M3-M12 |
| T900BK | 功能描述:罩类、盒类及壳类产品 of Box Dividers Clear RoHS:否 制造商:Bud Industries 产品:Boxes 外部深度:6.35 mm 外部宽度:6.35 mm 外部高度:2.56 mm NEMA 额定值: IP 等级: 材料:Acrylonitrile Butadiene Styrene (ABS) 颜色:Red |
发布紧急采购，3分钟左右您将得到回复。