- 您现在的位置：买卖IC网 > PDF目录383877 > T9000 (Lineage Power) ISDN Network Termination Node (NTN) Device(ISDN网络终端节点器件) PDF资料下载
参数资料
| 型号： | T9000 |
| 厂商： | Lineage Power |
| 英文描述： | ISDN Network Termination Node (NTN) Device(ISDN网络终端节点器件) |
| 中文描述： | ISDN网络终端节点（新界西）设备（ISDN网网络终端节点器件） |
| 文件页数： | 52/126页 |
| 文件大小： | 1523K |
| 代理商： | T9000 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页当前第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页
52
Lucent Technologies Inc.
Advance Data Sheet
April 2000
ISDN Network Termination Node (NTN) Device
T9000
9 HDLC with FIFO Module
The HDLC (high-level data link) module supports stan-
dard HDLC framing and deframing functionality on the
D channel of the NTN. Two 64 x 9 register files are
used to implement transmitter and receiver FIFOs, and
address recognition is performed on the incoming
frames.
Data/parameter exchange between the microcontroller
and the HDLC module is done by reading/writing a set
of registers. Interrupts are used to request microcon-
troller intervention.
Data to be framed and transmitted is written into the
FIFO by the microcontroller via registers HTX and
HTXL. All bytes of a packet, except the last one, are
written to HTX. The last byte is written to HTXL. HTX
and HTXL occupy the same physical space (the trans-
mit FIFO).
The microcontroller reads data from the receive FIFO
via register HRX.
9.1 HDLC Transmitter
The HDLC transmitter automatically frames user data
packets (UDPs) by inserting starting and closing flags,
inserting (if requested) the frame check sequence (cal-
culated according to the ITU-16 polynomial cyclic
redundancy check [CRC]) and performing zero-bit
insertion on the user data and frame check sequence
(FCS).
Packets to be framed are transferred by the microcon-
troller into the transmitter FIFO by writing to the HTX
and HTXL registers. Multiple HDLC packets can be
written into the transmitter FIFO. For all bytes of a
packet, except the last one, the microcontroller should
write the data byte into the HTX register. The last byte
of a packet is written into the HTXL register. Figure 9
shows the transmitter FIFO contents in the case where
the microcontroller has written two complete 9-byte
packets into the transmitter FIFO and partially written a
third packet. For packets #1 and #2, bytes 0 to 7 are
written to register HTX and byte 8 is written to register
HTXL. The HDLC transmitter FIFO manager indicates
the number of free bytes currently in the transmitter
FIFO via read-only register HTSA. At the snapshot in
time represented by the figure, the HDLC transmitter is
ready to accept byte P3-B2. Also, the microcontroller
can write up to 48 bytes before the FIFO is filled,
because the first four bytes of the first packet have
been transmitted.
9.1.1 HDLC Transmitter Initialization
On powerup, the HDLC transmitter is initialized auto-
matically. After powerup, whenever there is any change
to the HTCF[MANCRC] or HTCF[TXMODE] configura-
tion bits, the bit HTCF[TX_INIT] needs to be set to 1 to
reinitialize the HDLC transmitter. Once the initialization
is completed, the HTCF[TX_INIT] bit returns to 0.
During initialization, register bit HTCF[MANCRC] is
sampled. If it is zero (the default), the FCS will be cal-
culated automatically, according to the ITU 16 polyno-
mial cyclic redundancy check (CRC-16) and inserted at
the end of the user data. If HTCF[MANCRC] = 1, no
FCS automatic insertion is done; it is the responsibility
of the user software to perform the FCS insertion if
desired. This feature may be useful in cases where it is
necessary to use an FCS other than that in the ITU
standard.
Users may abort the current frame transmission by
asserting register bit HTCF[ABRT_RQ]. When this
occurs, the transmitter FIFO manager will flush the
contents of the transmitter FIFO. This bit automatically
returns to 0 once the abort sequence has been initi-
ated.
Register bit HTCF[IDL] determines the idle pattern to
be sent by the HDLC transmitter when there are no
packets to be framed. If set to 0, flags (01111110) will
be inserted between the closing flag of a frame and the
opening flag of the next frame. If set to 1, idles
(11111111) will be inserted.
In certain applications where buffer overloading at the
far-end receiver can occur, there may be a requirement
to add a minimum number of extra interframe fill bytes
at the end of each frame. HTCF[FCNT(2:0)] deter-
mines the number of fill bytes to be sent at the end of a
packet. For FCNT(2:0) = n (where n > 0), n
–
1 inter-
frame flags are padded after the closing flag of one
frame and the opening flag of the next frame. For the
case of n = 0, the closing flag of one frame acts as the
opening flag of the next frame (i.e., back-to-back
frames are supported).
The HTTH[TFAE] register bits determine the threshold
that the queue manager uses to control assertion of the
HIR[TTHR] interrupt register bit. This bit is asserted
when, as a consequence of a read of the transmitter
FIFO by the HDLC framer, the available space of the
FIFO exceeds the number in the HTTH[TFAE].
Interrupt register bit HIR[TFC] is asserted at the end of
the closing flag of a transmitted frame.
相关PDF资料 |
PDF描述 |
|---|---|
| T90RIA10 | MEDIUM POWER PHASE CONTROL THYRISTORS |
| T90RIA40 | MEDIUM POWER PHASE CONTROL THYRISTORS |
| T90RIA60 | MEDIUM POWER PHASE CONTROL THYRISTORS |
| T90RIA80 | MEDIUM POWER PHASE CONTROL THYRISTORS |
| T90RIA100 | MEDIUM POWER PHASE CONTROL THYRISTORS |
相关代理商/技术参数 |
参数描述 |
|---|---|
| T9001 | 功能描述:罩类、盒类及壳类产品 15x14x3-1/2(3.13cf) 1 Compartment RoHS:否 制造商:Bud Industries 产品:Boxes 外部深度:6.35 mm 外部宽度:6.35 mm 外部高度:2.56 mm NEMA 额定值: IP 等级: 材料:Acrylonitrile Butadiene Styrene (ABS) 颜色:Red |
| T9006 | 功能描述:罩类、盒类及壳类产品 15 x 14 x 3-1/2 (2.96cf) RoHS:否 制造商:Bud Industries 产品:Boxes 外部深度:6.35 mm 外部宽度:6.35 mm 外部高度:2.56 mm NEMA 额定值: IP 等级: 材料:Acrylonitrile Butadiene Styrene (ABS) 颜色:Red |
| T9007 | 功能描述:罩类、盒类及壳类产品 13 1/8 x 13 1/8 x 3" 6 COMPARTMENTS RoHS:否 制造商:Bud Industries 产品:Boxes 外部深度:6.35 mm 外部宽度:6.35 mm 外部高度:2.56 mm NEMA 额定值: IP 等级: 材料:Acrylonitrile Butadiene Styrene (ABS) 颜色:Red |
| T9008 | 制造商:Nortools International Ltd 功能描述:HSS METRIC DIE SET,M3-M12 |
| T900BK | 功能描述:罩类、盒类及壳类产品 of Box Dividers Clear RoHS:否 制造商:Bud Industries 产品:Boxes 外部深度:6.35 mm 外部宽度:6.35 mm 外部高度:2.56 mm NEMA 额定值: IP 等级: 材料:Acrylonitrile Butadiene Styrene (ABS) 颜色:Red |
发布紧急采购，3分钟左右您将得到回复。