- 您现在的位置：买卖IC网 > PDF目录383877 > T9000 (Lineage Power) ISDN Network Termination Node (NTN) Device(ISDN网络终端节点器件) PDF资料下载
参数资料
| 型号： | T9000 |
| 厂商： | Lineage Power |
| 英文描述： | ISDN Network Termination Node (NTN) Device(ISDN网络终端节点器件) |
| 中文描述： | ISDN网络终端节点（新界西）设备（ISDN网网络终端节点器件） |
| 文件页数： | 40/126页 |
| 文件大小： | 1523K |
| 代理商： | T9000 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页当前第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页
40
Lucent Technologies Inc.
Advance Data Sheet
April 2000
ISDN Network Termination Node (NTN) Device
T9000
7 Transmission Superblock
(continued)
7.6 DFAC Register Set
(continued)
Table 32. SCR0: S-Interface Control Register #0 (0x0F)
Reg
SCR0
RESET
R/W
R/W
Default
Bit 7
—
0
Bit 6
—
0
Bit 5
STOA
0
Bit 4
FACT
0
Bit 3
FT
0
Bit 2
MF_E
0
Bit 1
ST_E
1
Bit 0
SRESET
0
Bit #
7—6
5
Symbol
—
Name/Description
Reserved.
Program to 0.
S/T-Only Activation.
This bit allows the S/T-interface to perform a normal activation independent of the
state of the U-interface. The S block will behave as if synchronization has been achieved on the U-inter-
face and the downstream U-interface ACT bit has been received. It will reach its full activation state (G3,
transmitting INFO4) only if a TE is attached. Note the difference in function between this bit and FACT,
below.
STOA
0: Normal operation.
1: Allows S/T activation independent of the U-interface state.
When STOA is cleared to zero, the SRESET bit must be asserted. If a U-interface activation occurs
while STOA is active, STOA must be deasserted before any further U-activation attempts will be recog-
nized by the device.
S/T Force Activation.
This bit forces the S/T-interface to proceed directly to its full activation state (G3,
transmitting INFO4) regardless of whether a TE is attached or what the state of the U-interface is. This
may be useful for test purposes. Note the difference in function between this bit and STOA, above. In
order for this bit to have any effect, the S/T-interface must be enabled.
4
FACT
0: Normal operation.
1: Forces S block to transmit INFO4.
If a U-interface activation occurs while FACT is active, FACT must be deasserted before any further U-
activation attempts will be recognized by the device.
Fixed/Adaptive Timing Selection.
Determines whether the S/T-interface receiver uses fixed or adap-
tive timing.
0: Adaptive timing. When this bit is set to 0, incoming data at the S/T-interface is sampled at a point
defined by an adaptive timing algorithm. This mode is used in point-to-point configuration (only 1
TE) or a multi-TE configuration on an extended passive bus, where the round-trip delay can vary
from 10
μ
s to 42
μ
s, but the differential delay between various TEs is less than 2
μ
s.
1: Fixed timing. When this bit is set to 1, incoming data at the S/T-interface is sampled with a fixed
delay relative to the S/T transmitter clock. This mode is used in a multi-TE configuration with a
short passive bus, where the round-trip delay variations are 10
μ
s to 14
μ
s.
S/T-Interface Multiframing Enable.
Enables the multiframing controller and allows the microcontroller
to access the S and Q channels. When disabled, multiframing is not implemented (the device transmits
all 0s in the FA and M bit positions and all 1s in the S bit positions to the TE). Also register bits
MFR0(3:0) are forced to 1 and MFR1(3:0) are forced to 0 when multiframing is disabled.
3
FT
2
MF_E
0: Disable multiframing controller.
1: Enable multiframing controller.
S/T-Interface Enable.
This signal enables the S/T-interface.
0: S/T-interface is powered down and disabled.
1: S/T-interface is enabled and can respond to activation attempts.
S/T-Interface Reset.
Writing a one to this bit causes a reset of the S/T-interface, initializing the interface
in the same manner as the external RESET pin.
1
ST_E
0
SRESET
0: Normal operation.
1: Reset S/T-interface (nonlatching—this bit clears itself and will always be read back as 0).
相关PDF资料 |
PDF描述 |
|---|---|
| T90RIA10 | MEDIUM POWER PHASE CONTROL THYRISTORS |
| T90RIA40 | MEDIUM POWER PHASE CONTROL THYRISTORS |
| T90RIA60 | MEDIUM POWER PHASE CONTROL THYRISTORS |
| T90RIA80 | MEDIUM POWER PHASE CONTROL THYRISTORS |
| T90RIA100 | MEDIUM POWER PHASE CONTROL THYRISTORS |
相关代理商/技术参数 |
参数描述 |
|---|---|
| T9001 | 功能描述:罩类、盒类及壳类产品 15x14x3-1/2(3.13cf) 1 Compartment RoHS:否 制造商:Bud Industries 产品:Boxes 外部深度:6.35 mm 外部宽度:6.35 mm 外部高度:2.56 mm NEMA 额定值: IP 等级: 材料:Acrylonitrile Butadiene Styrene (ABS) 颜色:Red |
| T9006 | 功能描述:罩类、盒类及壳类产品 15 x 14 x 3-1/2 (2.96cf) RoHS:否 制造商:Bud Industries 产品:Boxes 外部深度:6.35 mm 外部宽度:6.35 mm 外部高度:2.56 mm NEMA 额定值: IP 等级: 材料:Acrylonitrile Butadiene Styrene (ABS) 颜色:Red |
| T9007 | 功能描述:罩类、盒类及壳类产品 13 1/8 x 13 1/8 x 3" 6 COMPARTMENTS RoHS:否 制造商:Bud Industries 产品:Boxes 外部深度:6.35 mm 外部宽度:6.35 mm 外部高度:2.56 mm NEMA 额定值: IP 等级: 材料:Acrylonitrile Butadiene Styrene (ABS) 颜色:Red |
| T9008 | 制造商:Nortools International Ltd 功能描述:HSS METRIC DIE SET,M3-M12 |
| T900BK | 功能描述:罩类、盒类及壳类产品 of Box Dividers Clear RoHS:否 制造商:Bud Industries 产品:Boxes 外部深度:6.35 mm 外部宽度:6.35 mm 外部高度:2.56 mm NEMA 额定值: IP 等级: 材料:Acrylonitrile Butadiene Styrene (ABS) 颜色:Red |
发布紧急采购，3分钟左右您将得到回复。