- 您现在的位置：买卖IC网 > PDF目录383877 > T9000 (Lineage Power) ISDN Network Termination Node (NTN) Device(ISDN网络终端节点器件) PDF资料下载
参数资料
| 型号： | T9000 |
| 厂商： | Lineage Power |
| 英文描述： | ISDN Network Termination Node (NTN) Device(ISDN网络终端节点器件) |
| 中文描述： | ISDN网络终端节点（新界西）设备（ISDN网网络终端节点器件） |
| 文件页数： | 85/126页 |
| 文件大小： | 1523K |
| 代理商： | T9000 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页当前第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页
Lucent Technologies Inc.
85
Advance Data Sheet
April 2000
ISDN Network Termination Node (NTN) Device
T9000
11 GPIO Ports
Three general-purpose input/output ports are available
on the T9000 device with each port being 8 bits wide.
For any port, each signal may be individually config-
ured as an input or as an output by proper program-
ming of registers GPDIR[0:2]. On reset, all ports are
configured as inputs.
All GPIO signals have a weak pull-up resistor of
100 k
(nominal value). Unneeded GPIO signals
should be configured as inputs, and may be left uncon-
nected. If connected on the board, it is recommended
to be tied to V
DD
to avoid power consumption.
Registers GPD[0:2] contain the value on the GPIO pin.
For GPIO pins configured as inputs, the microcontroller
accesses the port value by reading its corresponding
GPD register. For GPIO pins configured as outputs, the
microcontroller writes the desired value into its corre-
sponding GPD register.
GPIO0.[3:0] and GPIO1.[3:0] pins, when configured as
inputs (see registers GPDIR0 and GPDIR1), may also
be configured as level-activated or transition-activated
external interrupt sources for the microcontroller (see
registers GPPOL and GPLEI). Any of these eight exter-
nal interrupt sources may be masked by proper pro-
gramming of register GPIE. On module reset, all
interrupts are disabled. GPIO interrupt register (GPIR)
is cleared when read by the microcontroller.
GPIO0.[3:0] and GPIO1.[3:0] pins, when configured as
inputs, present a Schmitt trigger buffer for better noise
immunity.
GPAF0 and GPAF1 registers define alternate functional
modes for some GPIO pins.
I
GPAF0[GPAF0.(7:6)] register bits, when set, override
GPDIR0 [DIR0.(7:6)] and configure GPIO0.[7:6] as
the PWM 1 output.
I
GPAF0[GPAF0.(5:4)] register bits, when set, override
GPDIR0[DIR0.(5:4)] and configure GPIO0.[5:4] as
PWM0 outputs.
I
GPAF1[GPAF1.(7:5)] register bits, when set, override
GPDIR[DIR1.(7:5)] and configure GPIO1.[7:5] as
input trigger sources for timers 2, 1, and 0 (for proper
timer operation, the microcontroller should also con-
figure the associated SFR register bit for each timer).
I
GPAF1[GPAF2.3] register bit, when set, overrides
the GPDIR2[DIR2.3] register bit and configures
GPIO2.3 as a SYNCO output from the dc/dc module
(see Section 13, dc/dc Control Generator).
I
GPAF1[GPAF2.2] register bit, when set, overrides
the GPDIR2[DIR2.2] register bit and configures
GPIO2.2 as the reference frame sync clock (FSC)
output as specified in Section 10, GCI+ Interface
Module.
I
GPAF1[GPAF2.1] register bit, when set, overrides
the GPDIR2[DIR2.1] register bit and configures
GPIO2.1 as the GCI bit clock (BCLK) output (as
specified in Section 10, GCI+ Interface Module).
I
GPAF1[GPRESET] provides a nonlatching software
reset of the GPIO module. It has the same effect as a
global reset or a global software reset.
I
DOCR[LT_NT] register bit, when set, ignores
GPDIR2[DIR2.6] and configures GPIO2.6 as the
input for 8 kHz master transmit clock (MTC) signal.
I
When the test pin (pin 43) is asserted, GPIO1.4 and
GPIO2.7 change their functions to USSP_E and
PTLB_S, respectively, as explained in Table 4.
All registers are read/write to allow read-modify-write
operations by the microcontroller. Transition activated
interrupt sources may be individually reset by writing a
1 to the associated bits of GPPOL register.
All GPIO port signals are TTL levels. Driving capability
is 6 mA for GPIO2.0 signal and 1 mA for all others.
Figure 20 summarizes features available for all GPIO
signals.
相关PDF资料 |
PDF描述 |
|---|---|
| T90RIA10 | MEDIUM POWER PHASE CONTROL THYRISTORS |
| T90RIA40 | MEDIUM POWER PHASE CONTROL THYRISTORS |
| T90RIA60 | MEDIUM POWER PHASE CONTROL THYRISTORS |
| T90RIA80 | MEDIUM POWER PHASE CONTROL THYRISTORS |
| T90RIA100 | MEDIUM POWER PHASE CONTROL THYRISTORS |
相关代理商/技术参数 |
参数描述 |
|---|---|
| T9001 | 功能描述:罩类、盒类及壳类产品 15x14x3-1/2(3.13cf) 1 Compartment RoHS:否 制造商:Bud Industries 产品:Boxes 外部深度:6.35 mm 外部宽度:6.35 mm 外部高度:2.56 mm NEMA 额定值: IP 等级: 材料:Acrylonitrile Butadiene Styrene (ABS) 颜色:Red |
| T9006 | 功能描述:罩类、盒类及壳类产品 15 x 14 x 3-1/2 (2.96cf) RoHS:否 制造商:Bud Industries 产品:Boxes 外部深度:6.35 mm 外部宽度:6.35 mm 外部高度:2.56 mm NEMA 额定值: IP 等级: 材料:Acrylonitrile Butadiene Styrene (ABS) 颜色:Red |
| T9007 | 功能描述:罩类、盒类及壳类产品 13 1/8 x 13 1/8 x 3" 6 COMPARTMENTS RoHS:否 制造商:Bud Industries 产品:Boxes 外部深度:6.35 mm 外部宽度:6.35 mm 外部高度:2.56 mm NEMA 额定值: IP 等级: 材料:Acrylonitrile Butadiene Styrene (ABS) 颜色:Red |
| T9008 | 制造商:Nortools International Ltd 功能描述:HSS METRIC DIE SET,M3-M12 |
| T900BK | 功能描述:罩类、盒类及壳类产品 of Box Dividers Clear RoHS:否 制造商:Bud Industries 产品:Boxes 外部深度:6.35 mm 外部宽度:6.35 mm 外部高度:2.56 mm NEMA 额定值: IP 等级: 材料:Acrylonitrile Butadiene Styrene (ABS) 颜色:Red |
发布紧急采购，3分钟左右您将得到回复。