- 您现在的位置：买卖IC网 > PDF目录383877 > T9000 (Lineage Power) ISDN Network Termination Node (NTN) Device(ISDN网络终端节点器件) PDF资料下载
参数资料
| 型号： | T9000 |
| 厂商： | Lineage Power |
| 英文描述： | ISDN Network Termination Node (NTN) Device(ISDN网络终端节点器件) |
| 中文描述： | ISDN网络终端节点（新界西）设备（ISDN网网络终端节点器件） |
| 文件页数： | 4/126页 |
| 文件大小： | 1523K |
| 代理商： | T9000 |
第1页第2页第3页当前第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页
4
Lucent Technologies Inc.
Advance Data Sheet
April 2000
ISDN Network Termination Node (NTN) Device
T9000
Table of Contents
(continued)
Tables
Page
Table 60. HRDA: HDLC Receive FIFO Data
Available (0x1D) ....................................................61
Table 61. HTX: HDLC Transmit Data (0x1E) ..........61
Table 62. HTXL: HDLC Transmit Data Last Byte
(0x1F) ....................................................................62
Table 63. HRX: HDLC Receive Data (0x20) ...........62
Table 64. HSCR: HDLC SAPI C/R Bit Mask
(0x21) ....................................................................62
Table 65. HSM0: HDLC SAPI Match Pattern 0
(0x22) ....................................................................63
Table 66. HTM0: HDLC TEI Match Pattern 0
(0x23) ....................................................................63
Table 67. HSM1: HDLC SAPI Match Pattern 1
(0x24) ....................................................................63
Table 68. HTM1: HDLC TEI Match Pattern 1
(0x25) ....................................................................64
Table 69. HSM2: HDLC SAPI Match Pattern 2
(0x26) ....................................................................64
Table 70. HTM2: HDLC TEI Match Pattern 2
(0x27) ....................................................................64
Table 71. HSM3: HDLC SAPI Match Pattern 3
(0x28) ....................................................................64
Table 72. HTM3: HDLC TEI Match Pattern 3
(0x29) ....................................................................65
Table 73. HSMOD: HDLC SAPI Modifier Register
(0x2A) ....................................................................65
Table 74. HTMOD: HDLC TEI Modifier Register
(0x2B) ....................................................................66
Table 75. HIR: HDLC Interrupt Register (0x2C) ......67
Table 76. HIE: HDLC Interrupt Enable 15 (0x2D) ...68
Table 77. GCI+ Interface Signals ............................69
Table 78. TDM Data Rate and Clock Options ..........70
Table 79. GCI-TE Data-Slot Association ..................76
Table 80. GCCF: GCI+ Configuration Register
(0x2E) ...................................................................79
Table 81. GCOF1: GCI PFS1 Offset Select
(0x2F) ....................................................................80
Table 82. GCOF2: GCI PFS2 Offset Select
(0x30) ....................................................................80
Table 83. GCDMD: GCI Downstream (Transmit)
Monitor Data (0x31) ..............................................81
Table 84. GCDML: GCI Downstream (Transmit)
Monitor Data Last (0x32) ......................................81
Table 85. GCUMD: GCI Upstream (Receive) Monitor
Data (0x33) ...........................................................81
Table 86. GCDCI: GCI Downstream (Transmit) C/I
Data (0x34) ...........................................................82
Table 87. GCUCI: GCI Upstream (Receive) C/I
Data (0x35) ...........................................................82
Table 88. GCIR: GCI Interrupt Register (0x36) .......83
Table 89. GCIE: GCI Interrupt Enable (0x37) ..........84
Table 90. GPDIR0: GPIO Port 0 Pin Direction
(0x38) ....................................................................86
Tables
Page
Table 91. GPDIR1: GPIO Port 1 Pin Direction
(0x39) ................................................................... 87
Table 92. GPDIR2: GPIO Port 2 Pin Direction
(0x3A) .................................................................. 87
Table 93. GPAF0: GPIO Alternate Function
Register #0 (0x3B) ............................................... 88
Table 94. GPAF1: GPIO Alternate Function
Register #1 (0x3C) ............................................... 89
Table 95. GPD0: GPIO Port 0 Data Register
(0x3D) .................................................................. 89
Table 96. GPD1: GPIO Port 1 Data Register
(0x3E) .................................................................. 90
Table 97. GPD2: GPIO Port 2 Data Register
(0x3F) ................................................................... 90
Table 98. GPLEI: GPIO Level-Edge-Triggered
Interrupt Control (0x40) ........................................ 90
Table 99. GPPOL: GPIO Interrupt Polarity
Control (0x41) ...................................................... 91
Table 100. GPIR: GPIO Interrupt Register
(0x42) ................................................................... 91
Table 101. GPIE: GPIO Interrupt Enable
(0x43) ................................................................... 92
Table 102. ROM Code ............................................. 96
Table 103. PWM Sine Modulator Programming
Example ............................................................... 98
Table 104. PW0CF: Pulse-Width Modulator 0
Configuration (0x44) .......................................... 100
Table 105. PW0VH: Pulse-Width Modulator 0
Pulse-Width Value, High Byte (0x45) ................. 101
Table 106. PW0VL: Pulse-Width Modulator 0
Pulse-Width Value, Low Byte (0x46) ................. 101
Table 107. PW1CF: Pulse-Width Modulator 1
Configuration (0x47) .......................................... 102
Table 108. PW1VH: Pulse-Width Modulator 1
Pulse-Width Value, High Byte (0x48) ................. 103
Table 109. PW1VL: Pulse-Width Modulator 1
Pulse-Width Value, Low Byte (0x49) ................. 103
Table 110. PWIR: Pulse-Width Modulator Interrupt
Register (0x4A) .................................................. 103
Table 111. DCCF: dc/dc Configuration Register
(0x4B) ................................................................ 104
Table 112. Comparator Characteristics ................ 106
Table 113. CME: Comparator Enable (0x4C) ....... 106
Table 114. CMT: Comparator Transition Polarity
(0x4D) ................................................................ 106
Table 115. CMIR: Comparator Interrupt Register
(0x4E) ................................................................ 107
Table 116. CMIE: Comparator Interrupt Enable
(0x4F) ................................................................. 107
相关PDF资料 |
PDF描述 |
|---|---|
| T90RIA10 | MEDIUM POWER PHASE CONTROL THYRISTORS |
| T90RIA40 | MEDIUM POWER PHASE CONTROL THYRISTORS |
| T90RIA60 | MEDIUM POWER PHASE CONTROL THYRISTORS |
| T90RIA80 | MEDIUM POWER PHASE CONTROL THYRISTORS |
| T90RIA100 | MEDIUM POWER PHASE CONTROL THYRISTORS |
相关代理商/技术参数 |
参数描述 |
|---|---|
| T9001 | 功能描述:罩类、盒类及壳类产品 15x14x3-1/2(3.13cf) 1 Compartment RoHS:否 制造商:Bud Industries 产品:Boxes 外部深度:6.35 mm 外部宽度:6.35 mm 外部高度:2.56 mm NEMA 额定值: IP 等级: 材料:Acrylonitrile Butadiene Styrene (ABS) 颜色:Red |
| T9006 | 功能描述:罩类、盒类及壳类产品 15 x 14 x 3-1/2 (2.96cf) RoHS:否 制造商:Bud Industries 产品:Boxes 外部深度:6.35 mm 外部宽度:6.35 mm 外部高度:2.56 mm NEMA 额定值: IP 等级: 材料:Acrylonitrile Butadiene Styrene (ABS) 颜色:Red |
| T9007 | 功能描述:罩类、盒类及壳类产品 13 1/8 x 13 1/8 x 3" 6 COMPARTMENTS RoHS:否 制造商:Bud Industries 产品:Boxes 外部深度:6.35 mm 外部宽度:6.35 mm 外部高度:2.56 mm NEMA 额定值: IP 等级: 材料:Acrylonitrile Butadiene Styrene (ABS) 颜色:Red |
| T9008 | 制造商:Nortools International Ltd 功能描述:HSS METRIC DIE SET,M3-M12 |
| T900BK | 功能描述:罩类、盒类及壳类产品 of Box Dividers Clear RoHS:否 制造商:Bud Industries 产品:Boxes 外部深度:6.35 mm 外部宽度:6.35 mm 外部高度:2.56 mm NEMA 额定值: IP 等级: 材料:Acrylonitrile Butadiene Styrene (ABS) 颜色:Red |
发布紧急采购，3分钟左右您将得到回复。